Articles liés à Computer-Aided Design Techniques for Low Power Sequential...
Synopsis
Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle.
Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Acheter neuf
Afficher cet article
EUR 116,98
EUR 3,63 expédition vers Etats-Unis
Destinations, frais et délaisAutres éditions populaires du même titre
Résultats de recherche pour Computer-Aided Design Techniques for Low Power Sequential...
Image d'archives
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Kluwer International Series in Engineering and Computer Science. VLSI, Computer Architecture and Digital Signal Processing)
Edité par
Kluwer Academic Publishers, Norwell, Massachusetts, U.S.A., 1997
ISBN 10 : 0792398297
ISBN 13 : 9780792398295
Ancien ou d'occasion
Couverture rigide
Edition originale
Vendeur : PsychoBabel & Skoob Books, Didcot, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
hardcover. Etat : Very Good. Etat de la jaquette : No Dust Jacket. First Edition. Hardcover and contents in almost new condition, showing minimal signs of wear. Previous owner's name on FEP. No dust jacket. T. Used. N° de réf. du vendeur 249138
Quantité disponible : 1 disponible(s)
Image d'archives
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Springer International Series in Engineering and Computer Science, 387)
Vendeur : GoldBooks, Denver, CO, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : new. N° de réf. du vendeur 42E83_17_0792398297
Quantité disponible : 1 disponible(s)
Image d'archives
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Springer International Series in Engineering and Computer Science, 387)
Vendeur : Lucky's Textbooks, Dallas, TX, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. N° de réf. du vendeur ABLIING23Feb2416190186229
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Vendeur : GreatBookPrices, Columbia, MD, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. N° de réf. du vendeur 758178-n
Quantité disponible : 15 disponible(s)
Image d'archives
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (The Springer International Series in Engineering and Computer Science, 387)
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. In. N° de réf. du vendeur ria9780792398295_new
Quantité disponible : Plus de 20 disponibles
Image d'archives
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (Hardcover)
Edité par
Kluwer Academic Publishers, Dordrecht, 1996
ISBN 10 : 0792398297
ISBN 13 : 9780792398295
Neuf
Couverture rigide
Vendeur : Grand Eagle Retail, Bensenville, IL, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Hardcover. Etat : new. Hardcover. This text presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modelling correlation in time and by calculating the probabilities of present state lines. The author then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The author then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle.Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. Shipping may be from multiple locations in the US or from the UK, depending on stock availability. N° de réf. du vendeur 9780792398295
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Edité par
Springer US Nov 1996, 1996
ISBN 10 : 0792398297
ISBN 13 : 9780792398295
Neuf
Couverture rigide
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Buch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle. Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit. Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research. 204 pp. Englisch. N° de réf. du vendeur 9780792398295
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
impression à la demandeVendeur : moluna, Greven, Allemagne
Évaluation du vendeur 4 sur 5 étoiles
Gebunden. Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as . N° de réf. du vendeur 5971754
Quantité disponible : Plus de 20 disponibles
Image d'archives
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Vendeur : Books Puddle, New York, NY, Etats-Unis
Évaluation du vendeur 4 sur 5 étoiles
Etat : New. pp. 204. N° de réf. du vendeur 263081891
Quantité disponible : 4 disponible(s)
Image fournie par le vendeur
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
Edité par
Springer US, Springer US Nov 1996, 1996
ISBN 10 : 0792398297
ISBN 13 : 9780792398295
Neuf
Couverture rigide
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Buch. Etat : Neu. Neuware -Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint.Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines.Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle.Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit.Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 204 pp. Englisch. N° de réf. du vendeur 9780792398295
Quantité disponible : 2 disponible(s)