L'édition de cet ISBN n'est malheureusement plus disponible.
Afficher les exemplaires de cette édition ISBNLes informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Frais de port :
EUR 48,99
De Allemagne vers Etats-Unis
Description du livre Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Provides an in-depth treatment of the analysis of interconnect systems, static timing analysis for combinational circuits, timing analysis for sequential circuits, and timing optimization techniques at the transistor and layout levelsProvides an in-d. N° de réf. du vendeur 4095238
Description du livre Etat : New. N° de réf. du vendeur ABLIING23Mar2411530144914
Description du livre Etat : New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. N° de réf. du vendeur ria9781402076718_lsuk
Description du livre Buch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Statistical timing analysis is an area of growing importance in nanometer te- nologies' as the uncertainties associated with process and environmental var- tions increase' and this chapter has captured some of the major efforts in this area. This remains a very active field of research' and there is likely to be a great deal of new research to be found in conferences and journals after this book is published. In addition to the statistical analysis of combinational circuits' a good deal of work has been carried out in analyzing the effect of variations on clock skew. Although we will not treat this subject in this book' the reader is referred to [LNPS00' HN01' JH01' ABZ03a] for details. 7 TIMING ANALYSIS FOR SEQUENTIAL CIRCUITS 7.1 INTRODUCTION A general sequential circuit is a network of computational nodes (gates) and memory elements (registers). The computational nodes may be conceptualized as being clustered together in an acyclic network of gates that forms a c- binational logic circuit. A cyclic path in the direction of signal propagation 1 is permitted in the sequential circuit only if it contains at least one register . In general, it is possible to represent any sequential circuit in terms of the schematic shown in Figure 7.1, which has I inputs, O outputs and M registers. The registers outputs feed into the combinational logic which, in turn, feeds the register inputs. Thus, the combinational logic has I + M inputs and O + M outputs. 312 pp. Englisch. N° de réf. du vendeur 9781402076718
Description du livre Buch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - Statistical timing analysis is an area of growing importance in nanometer te- nologies' as the uncertainties associated with process and environmental var- tions increase' and this chapter has captured some of the major efforts in this area. This remains a very active field of research' and there is likely to be a great deal of new research to be found in conferences and journals after this book is published. In addition to the statistical analysis of combinational circuits' a good deal of work has been carried out in analyzing the effect of variations on clock skew. Although we will not treat this subject in this book' the reader is referred to [LNPS00' HN01' JH01' ABZ03a] for details. 7 TIMING ANALYSIS FOR SEQUENTIAL CIRCUITS 7.1 INTRODUCTION A general sequential circuit is a network of computational nodes (gates) and memory elements (registers). The computational nodes may be conceptualized as being clustered together in an acyclic network of gates that forms a c- binational logic circuit. A cyclic path in the direction of signal propagation 1 is permitted in the sequential circuit only if it contains at least one register . In general, it is possible to represent any sequential circuit in terms of the schematic shown in Figure 7.1, which has I inputs, O outputs and M registers. The registers outputs feed into the combinational logic which, in turn, feeds the register inputs. Thus, the combinational logic has I + M inputs and O + M outputs. N° de réf. du vendeur 9781402076718
Description du livre Etat : New. New. In shrink wrap. Looks like an interesting title! 1.33. N° de réf. du vendeur Q-1402076711
Description du livre Etat : New. Presents an overview of the basics of timing analysis, augmented with techniques that incorporate physical effects arising in deep submicron and nanometer technologies. This book provides an analysis of interconnect systems, static timing analysis for combinational circuits, and timing optimization techniques at the transistor and layout levels. Series: Information Technology: Transmission, Processing and Storage. Num Pages: 294 pages, biography. BIC Classification: TGPQ. Category: (G) General (US: Trade); (P) Professional & Vocational; (U) Tertiary Education (US: College). Dimension: 234 x 156 x 19. Weight in Grams: 620. . 2004. Hardback. . . . . N° de réf. du vendeur V9781402076718
Description du livre Etat : New. Presents an overview of the basics of timing analysis, augmented with techniques that incorporate physical effects arising in deep submicron and nanometer technologies. This book provides an analysis of interconnect systems, static timing analysis for combinational circuits, and timing optimization techniques at the transistor and layout levels. Series: Information Technology: Transmission, Processing and Storage. Num Pages: 294 pages, biography. BIC Classification: TGPQ. Category: (G) General (US: Trade); (P) Professional & Vocational; (U) Tertiary Education (US: College). Dimension: 234 x 156 x 19. Weight in Grams: 620. . 2004. Hardback. . . . . Books ship from the US and Ireland. N° de réf. du vendeur V9781402076718