Power consumption has become a major design consideration for battery-operated, portable systems as well as high-performance, desktop systems. Strict limitations on power dissipation must be met by the designer while still meeting ever higher computational requirements. A comprehensive approach is thus required at all levels of system design, ranging from algorithms and architectures to the logic styles and the underlying technology.
Potentially one of the most important techniques involves combining architecture optimization with voltage scaling, allowing a trade-off between silicon area and low-power operation. Architectural optimization enables supply voltages of the order of 1 V using standard CMOS technology. Several techniques can also be used to minimize the switched capacitance, including representation, optimizing signal correlations, minimizing spurious transitions, optimizing sequencing of operations, activity-driven power down, etc. The high- efficiency of DC-DC converter circuitry required for efficient, low-voltage and low-current level operation is described by Stratakos, Sullivan and Sanders. The application of various low-power techniques to a chip set for multimedia applications shows that orders-of-magnitude reduction in power consumption is possible.
The book also features an analysis by Professor Meindl of the fundamental limits of power consumption achievable at all levels of the design hierarchy. Svensson, of ISI, describes emerging adiabatic switching techniques that can break the CV2f barrier and reduce the energy per computation at a fixed voltage. Srivastava, of AT&T, presents the application of aggressive shut-down techniques to microprocessor applications.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Vendeur : Brook Bookstore On Demand, Napoli, NA, Italie
Etat : new. Questo è un articolo print on demand. N° de réf. du vendeur 05GO2XSRLF
Quantité disponible : Plus de 20 disponibles
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
Etat : New. In. N° de réf. du vendeur ria9781461359845_new
Quantité disponible : Plus de 20 disponibles
Vendeur : moluna, Greven, Allemagne
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Power consumption has become a major design consideration for battery-operated, portable systems as well as high-performance, desktop systems. Strict limitations on power dissipation must be met by the designer while still meeting ever higher computation. N° de réf. du vendeur 4194194
Quantité disponible : Plus de 20 disponibles
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Power consumption has become a major design consideration for battery-operated, portable systems as well as high-performance, desktop systems. Strict limitations on power dissipation must be met by the designer while still meeting ever higher computational requirements. A comprehensive approach is thus required at all levels of system design, ranging from algorithms and architectures to the logic styles and the underlying technology. Potentially one of the most important techniques involves combining architecture optimization with voltage scaling, allowing a trade-off between silicon area and low-power operation. Architectural optimization enables supply voltages of the order of 1 V using standard CMOS technology. Several techniques can also be used to minimize the switched capacitance, including representation, optimizing signal correlations, minimizing spurious transitions, optimizing sequencing of operations, activity-driven power down, etc. The high- efficiency of DC-DC converter circuitry required for efficient, low-voltage and low-current level operation is described by Stratakos, Sullivan and Sanders. The application of various low-power techniques to a chip set for multimedia applications shows that orders-of-magnitude reduction in power consumption is possible. The book also features an analysis by Professor Meindl of the fundamental limits of power consumption achievable at all levels of the design hierarchy. Svensson, of ISI, describes emerging adiabatic switching techniques that can break the CV2f barrier and reduce the energy per computation at a fixed voltage. Srivastava, of AT&T, presents the application of aggressive shut-down techniques to microprocessor applications. 424 pp. Englisch. N° de réf. du vendeur 9781461359845
Quantité disponible : 2 disponible(s)
Vendeur : preigu, Osnabrück, Allemagne
Taschenbuch. Etat : Neu. Low Power Digital CMOS Design | Anantha P. Chandrakasan (u. a.) | Taschenbuch | xi | Englisch | 2012 | Humana | EAN 9781461359845 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu. N° de réf. du vendeur 105997852
Quantité disponible : 5 disponible(s)
Vendeur : Biblios, Frankfurt am main, HESSE, Allemagne
Etat : New. PRINT ON DEMAND pp. 424. N° de réf. du vendeur 1848026634
Quantité disponible : 4 disponible(s)
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -1 Introduction.- 1.1 Overview of Book.- 2 Hierarchy of Limits of Power.- 2.1 Introduction.- 2.2 Background.- 2.3 Theoretical Limits.- 2.4 Quasi-Adiabatic Microelectronics.- 2.5 Practical Limits.- 2.6 Conclusion.- 3 Sources of Power Consumption.- 3.1 Switching Component of Power.- 3.2 Short-circuit Component of Power.- 3.3 Leakage Component of Power.- 3.4 Static Power.- 3.5 Summary.- 4 Voltage Scaling Approaches.- 4.1 Reliability-Driven Voltage Scaling.- 4.2 Technology-Driven Voltage Scaling.- 4.3 Energy x Delay Minimum Based Voltage Scaling.- 4.4 Voltage Scaling Through Optimal Transistor Sizing.- 4.5 Voltage Scaling Using Threshold Reduction.- 4.6 Architecture-Driven Voltage Scaling.- 4.7 Summary.- 5 DC Power Supply Design in Portable Systems.- 5.1 Voltage Regulation Enhances System Run-time.- 5.2 DC-DC Converter Topology Selection.- 5.3 Converter Miniaturization.- 5.4 Circuit Optimizations for High Efficiency.- 6 Adiabatic Switching.- 6.1 Adiabatic Charging.- 6.2 Adiabatic Amplification.- 6.3 Adiabatic Logic Gates.- 6.4 Stepwise Charging.- 6.5 Pulsed-Power Supplies.- 6.6 Summary.- 6.7 Acknowledgments.- 7 Minimizing Switched Capacitance.- 7.1 Algorithmic Optimization.- 7.2 Architecture Optimization.- 7.3 Logic Optimization.- 7.4 Circuit Optimization.- 7.5 Physical Design.- 7.6 Summary.- 8 Computer Aided Design Tools.- 8.1 Previous Work.- 8.2 Application of Transformations to Minimize Power.- 8.3 Cost Function.- 8.4 Optimization Algorithm.- 8.5 Examples and Results.- 8.6 Summary.- 9 A Portable Multimedia Terminal.- 9.1 Technology Trends for Low Power Portable Systems.- 9.2 System Partitioning for Low-power.- 9.3 Architecture of the Portable Multimedia Terminal.- 9.4 Low Power Implementation of the I/O Processing Modules.- 9.5 System Implementation.- 9.6 Summary.- 10 LowPower Programmable Computation.- 10.1 Architectural Approaches to Low-power.- 10.2 Shutdown Techniques.- 10.3 Architecture-Driven Voltage Reduction.- 10.4 Summary.- 11 Conclusions.Springer-Verlag KG, Sachsenplatz 4-6, 1201 Wien 424 pp. Englisch. N° de réf. du vendeur 9781461359845
Quantité disponible : 1 disponible(s)
Vendeur : Books Puddle, New York, NY, Etats-Unis
Etat : New. pp. 424. N° de réf. du vendeur 2648026624
Quantité disponible : 4 disponible(s)
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Taschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - Power consumption has become a major design consideration for battery-operated, portable systems as well as high-performance, desktop systems. Strict limitations on power dissipation must be met by the designer while still meeting ever higher computational requirements. A comprehensive approach is thus required at all levels of system design, ranging from algorithms and architectures to the logic styles and the underlying technology. Potentially one of the most important techniques involves combining architecture optimization with voltage scaling, allowing a trade-off between silicon area and low-power operation. Architectural optimization enables supply voltages of the order of 1 V using standard CMOS technology. Several techniques can also be used to minimize the switched capacitance, including representation, optimizing signal correlations, minimizing spurious transitions, optimizing sequencing of operations, activity-driven power down, etc. The high- efficiency of DC-DC converter circuitry required for efficient, low-voltage and low-current level operation is described by Stratakos, Sullivan and Sanders. The application of various low-power techniques to a chip set for multimedia applications shows that orders-of-magnitude reduction in power consumption is possible. The book also features an analysis by Professor Meindl of the fundamental limits of power consumption achievable at all levels of the design hierarchy. Svensson, of ISI, describes emerging adiabatic switching techniques that can break the CV2f barrier and reduce the energy per computation at a fixed voltage. Srivastava, of AT&T, presents the application of aggressive shut-down techniques to microprocessor applications. N° de réf. du vendeur 9781461359845
Quantité disponible : 1 disponible(s)
Vendeur : Majestic Books, Hounslow, Royaume-Uni
Etat : New. Print on Demand pp. 424 49:B&W 6.14 x 9.21 in or 234 x 156 mm (Royal 8vo) Perfect Bound on White w/Gloss Lam. N° de réf. du vendeur 44788703
Quantité disponible : 4 disponible(s)