L'édition de cet ISBN n'est malheureusement plus disponible.
Afficher les exemplaires de cette édition ISBN
Frais de port :
EUR 32,99
De Allemagne vers Etats-Unis
Description du livre Taschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging. The first part of the book reviews the design problems that require logic equivalence checking and describes the underlying technologies that are used to solve them. Some novel approaches to the problems of verifying design revisions after intensive sequential transformations such as retiming are described in detail. The second part of the book gives a thorough survey of previous and recent literature on design error diagnosis and design error correction. This part also provides an in-depth analysis of the algorithms used in two logic debugging software programs, ErrorTracer and AutoFix, developed by the authors. From the Foreword: `With the adoption of the static sign-off approach to verifying circuit implementations the application-specific integrated circuit (ASIC) industry will experience the first radical methodological revolution since the adoption of logic synthesis. Equivalence checking is one of the two critical elements of this methodological revolution. This book is timely for either the designer seeking to better understand the mechanics of equivalence checking or for the CAD researcher who wishes to investigate well-motivated research problems such as equivalence checking of retimed designs or error diagnosis in sequential circuits.' Kurt Keutzer, University of California, Berkeley. N° de réf. du vendeur 9781461376064
Description du livre Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging. The first part of the book reviews the design problems that require logic equivalence checking and describes the underlying technologies that are used to solve them. Some novel approaches to the problems of verifying design revisions after intensive sequential transformations such as retiming are described in detail. The second part of the book gives a thorough survey of previous and recent literature on design error diagnosis and design error correction. This part also provides an in-depth analysis of the algorithms used in two logic debugging software programs, ErrorTracer and AutoFix, developed by the authors. From the Foreword: `With the adoption of the static sign-off approach to verifying circuit implementations the application-specific integrated circuit (ASIC) industry will experience the first radical methodological revolution since the adoption of logic synthesis. Equivalence checking is one of the two critical elements of this methodological revolution. This book is timely for either the designer seeking to better understand the mechanics of equivalence checking or for the CAD researcher who wishes to investigate well-motivated research problems such as equivalence checking of retimed designs or error diagnosis in sequential circuits.' Kurt Keutzer, University of California, Berkeley 252 pp. Englisch. N° de réf. du vendeur 9781461376064
Description du livre Soft Cover. Etat : new. N° de réf. du vendeur 9781461376064
Description du livre Etat : New. N° de réf. du vendeur 19202296-n
Description du livre Etat : New. N° de réf. du vendeur ABLIING23Mar2716030034058
Description du livre Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging. The first part of the book reviews the design problems that require logic equivalence checking and . N° de réf. du vendeur 4195734
Description du livre Etat : New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. N° de réf. du vendeur ria9781461376064_lsuk
Description du livre Etat : New. N° de réf. du vendeur 19202296-n
Description du livre Etat : New. Series: Frontiers in Electronic Testing. Num Pages: 247 pages, biography. BIC Classification: THR; TJFC; UGC; UMA. Category: (G) General (US: Trade). Dimension: 235 x 155 x 13. Weight in Grams: 391. . 2012. Softcover reprint of the original 1st ed. 1998. Paperback. . . . . N° de réf. du vendeur V9781461376064
Description du livre Etat : New. Series: Frontiers in Electronic Testing. Num Pages: 247 pages, biography. BIC Classification: THR; TJFC; UGC; UMA. Category: (G) General (US: Trade). Dimension: 235 x 155 x 13. Weight in Grams: 391. . 2012. Softcover reprint of the original 1st ed. 1998. Paperback. . . . . Books ship from the US and Ireland. N° de réf. du vendeur V9781461376064