Articles liés à Higher-Level Hardware Synthesis
Synopsis
In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were doubling in complexity every year. In an in?uential article published by Electronics Magazine in 1965, Moore predicted that this trend would continue for the next 10 years. Despite being criticized for its "unrealistic optimism," Moore's prediction has remained valid for far longer than even he imagined: today, chips built using state-- the-art techniques typically contain several million transistors. The advances in fabrication technology that have supported Moore's law for four decades have fuelled the computer revolution. However, this exponential increase in transistor density poses new design challenges to engineers and computer scientists alike. New techniques for managing complexity must be developed if circuits are to take full advantage of the vast numbers of transistors available. In this monograph we investigate both (i) the design of high-level languages for hardware description, and (ii) techniques involved in translating these hi- level languages to silicon. We propose SAFL, a ?rst-order functional language designedspeci?callyforbehavioralhardwaredescription, anddescribetheimp- mentation of its associated silicon compiler. We show that the high-level pr- erties of SAFL allow one to exploit program analyses and optimizations that are not employed in existing synthesis systems. Furthermore, since SAFL fully abstracts the low-leveldetails of the implementation technology, we show how it can be compiled to a range of di?erent design styles including fully synchronous design and globally asynchronous locally synchronous (GALS) circuits.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Acheter neuf
Afficher cet article
EUR 48,37
EUR 9,70 expédition depuis Allemagne vers France
Destinations, frais et délais
Résultats de recherche pour Higher-Level Hardware Synthesis
Image fournie par le vendeur
Higher-Level Hardware Synthesis: 2963 (Lecture Notes in Computer Science, 2963)
Edité par
Springer, 2004
ISBN 10 : 3540213066
ISBN 13 : 9783540213062
Ancien ou d'occasion
Couverture souple
Vendeur : WeBuyBooks, Rossendale, LANCS, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Etat : Like New. Most items will be dispatched the same or the next working day. An apparently unread copy in perfect condition. Dust cover is intact with no nicks or tears. Spine has no signs of creasing. Pages are clean and not marred by notes or folds of any kind. N° de réf. du vendeur wbs8800593816
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Higher-level hardware synthesis.
Edité par
Springer, Berlin, 2004
ISBN 10 : 3540213066
ISBN 13 : 9783540213062
Ancien ou d'occasion
Couverture souple
Vendeur : Emile Kerssemakers ILAB, Heerlen, Pays-Bas
Évaluation du vendeur 5 sur 5 étoiles
23 cm. original paperback. 196 pp. references. index. "Lecture Notes in Computer Science". -(libr labels, otherwise (very) good). 335g. N° de réf. du vendeur 71738
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Higher-Level Hardware Synthesis
Edité par
Springer Berlin Heidelberg, 2004
ISBN 10 : 3540213066
ISBN 13 : 9783540213062
Neuf
Couverture souple
Vendeur : moluna, Greven, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were doubling in complexity every year. In an in?uential article published by Electronics Magazine in 1965, Moore predicted that this. N° de réf. du vendeur 4885118
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Higher-Level Hardware Synthesis
Edité par
Springer Berlin Heidelberg, 2004
ISBN 10 : 3540213066
ISBN 13 : 9783540213062
Neuf
Taschenbuch
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were doubling in complexity every year. In an in uential article published by Electronics Magazine in 1965, Moore predicted that this trend would continue for the next 10 years. Despite being criticized for its 'unrealistic optimism,' Moore's prediction has remained valid for far longer than even he imagined: today, chips built using state-- the-art techniques typically contain several million transistors. The advances in fabrication technology that have supported Moore's law for four decades have fuelled the computer revolution. However,this exponential increase in transistor density poses new design challenges to engineers and computer scientists alike. New techniques for managing complexity must be developed if circuits are to take full advantage of the vast numbers of transistors available. In this monograph we investigate both (i) the design of high-level languages for hardware description, and (ii) techniques involved in translating these hi- level languages to silicon. We propose SAFL, a rst-order functional language designedspeci callyforbehavioralhardwaredescription,anddescribetheimp- mentation of its associated silicon compiler. We show that the high-level pr- erties of SAFL allow one to exploit program analyses and optimizations that are not employed in existing synthesis systems. Furthermore, since SAFL fully abstracts the low-leveldetails of the implementation technology, we show how it can be compiled to a range of di erent design styles including fully synchronous design and globally asynchronous locally synchronous (GALS) circuits. N° de réf. du vendeur 9783540213062
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Higher-Level Hardware Synthesis
Edité par
Springer Berlin Heidelberg Mrz 2004, 2004
ISBN 10 : 3540213066
ISBN 13 : 9783540213062
Neuf
Taschenbuch
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were doubling in complexity every year. In an in uential article published by Electronics Magazine in 1965, Moore predicted that this trend would continue for the next 10 years. Despite being criticized for its 'unrealistic optimism,' Moore's prediction has remained valid for far longer than even he imagined: today, chips built using state-- the-art techniques typically contain several million transistors. The advances in fabrication technology that have supported Moore's law for four decades have fuelled the computer revolution. However,this exponential increase in transistor density poses new design challenges to engineers and computer scientists alike. New techniques for managing complexity must be developed if circuits are to take full advantage of the vast numbers of transistors available. In this monograph we investigate both (i) the design of high-level languages for hardware description, and (ii) techniques involved in translating these hi- level languages to silicon. We propose SAFL, a rst-order functional language designedspeci callyforbehavioralhardwaredescription,anddescribetheimp- mentation of its associated silicon compiler. We show that the high-level pr- erties of SAFL allow one to exploit program analyses and optimizations that are not employed in existing synthesis systems. Furthermore, since SAFL fully abstracts the low-leveldetails of the implementation technology, we show how it can be compiled to a range of di erent design styles including fully synchronous design and globally asynchronous locally synchronous (GALS) circuits. 216 pp. Englisch. N° de réf. du vendeur 9783540213062
Quantité disponible : 2 disponible(s)
Image d'archives
Higher-Level Hardware Synthesis
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. In. N° de réf. du vendeur ria9783540213062_new
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Higher-Level Hardware Synthesis
Edité par
Springer Berlin Heidelberg, Springer Berlin Heidelberg Mär 2004, 2004
ISBN 10 : 3540213066
ISBN 13 : 9783540213062
Neuf
Taschenbuch
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. Neuware -In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were doubling in complexity every year. In an in uential article published by Electronics Magazine in 1965, Moore predicted that this trend would continue for the next 10 years. Despite being criticized for its ¿unrealistic optimism,¿ Moore¿s prediction has remained valid for far longer than even he imagined: today, chips built using state-- the-art techniques typically contain several million transistors. The advances in fabrication technology that have supported Moore¿s law for four decades have fuelled the computer revolution. However,this exponential increase in transistor density poses new design challenges to engineers and computer scientists alike. New techniques for managing complexity must be developed if circuits are to take full advantage of the vast numbers of transistors available. In this monograph we investigate both (i) the design of high-level languages for hardware description, and (ii) techniques involved in translating these hi- level languages to silicon. We propose SAFL, a rst-order functional language designedspeci callyforbehavioralhardwaredescription,anddescribetheimp- mentation of its associated silicon compiler. We show that the high-level pr- erties of SAFL allow one to exploit program analyses and optimizations that are not employed in existing synthesis systems. Furthermore, since SAFL fully abstracts the low-leveldetails of the implementation technology, we show how it can be compiled to a range of di erent design styles including fully synchronous design and globally asynchronous locally synchronous (GALS) circuits.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 216 pp. Englisch. N° de réf. du vendeur 9783540213062
Quantité disponible : 2 disponible(s)
Image d'archives
Higher-Level Hardware Synthesis
Vendeur : GreatBookPrices, Columbia, MD, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. N° de réf. du vendeur 2546237-n
Quantité disponible : Plus de 20 disponibles
Image d'archives
Higher-Level Hardware Synthesis
Vendeur : GreatBookPricesUK, Woodford Green, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. N° de réf. du vendeur 2546237-n
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Higher-Level Hardware Synthesis
Edité par
Springer, 2004
ISBN 10 : 3540213066
ISBN 13 : 9783540213062
Ancien ou d'occasion
Couverture souple
Vendeur : GreatBookPrices, Columbia, MD, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : As New. Unread book in perfect condition. N° de réf. du vendeur 2546237
Quantité disponible : Plus de 20 disponibles