In today's market for integrated circuits, the product cycles require each stage of the design flow to be flawless to avoid costly redesigns and to not miss the product launch deadline. A decisive point is the determination of the appropriate architecture which affects the performance significantly. At a very early stage of the design flow, an evaluation of different implementation possibilities is very important to avoid wrong decisions which can challenge the outcome time-wise and budget-wise. In this book, constructive heursitics based on List Scheduling are developed for the HW/SW partitioning of process graphs which also permit the consideration of control dependencies necessary for the processing for the treatment of data communication protocols. Events which lie ahead in the schedule are considered during partitioning, since internal communication in complex architectures is increasingly recognized as a important factor for efficiency. Based on synthetically produced process graphs as well as a real-world application of data packet processing, the introduced algorithms are verified.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
In today's market for integrated circuits, the product cycles require each stage of the design flow to be flawless to avoid costly redesigns and to not miss the product launch deadline. A decisive point is the determination of the appropriate architecture which affects the performance significantly. At a very early stage of the design flow, an evaluation of different implementation possibilities is very important to avoid wrong decisions which can challenge the outcome time-wise and budget-wise. In this book, constructive heursitics based on List Scheduling are developed for the HW/SW partitioning of process graphs which also permit the consideration of control dependencies necessary for the processing for the treatment of data communication protocols. Events which lie ahead in the schedule are considered during partitioning, since internal communication in complex architectures is increasingly recognized as a important factor for efficiency. Based on synthetically produced process graphs as well as a real-world application of data packet processing, the introduced algorithms are verified.
Winthir Brunnbauer, Dr.-Ing.: Study and Doctorate of Electrical Engineering and Information Technology at the Technical University of München, Germany. Project Manager at Infineon Technologies AG, München, Germany.
Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.
EUR 28,92 expédition depuis Royaume-Uni vers France
Destinations, frais et délaisEUR 9,70 expédition depuis Allemagne vers France
Destinations, frais et délaisVendeur : moluna, Greven, Allemagne
Kartoniert / Broschiert. Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. In today s market for integrated circuits, the product cycles require each stage of the design flow to be flawless to avoid costly redesigns and to not miss the product launch deadline. A decisive point is the determination of the appropriate architecture w. N° de réf. du vendeur 5389472
Quantité disponible : Plus de 20 disponibles
Vendeur : Books Puddle, New York, NY, Etats-Unis
Etat : New. pp. 160. N° de réf. du vendeur 26128848140
Quantité disponible : 4 disponible(s)
Vendeur : Majestic Books, Hounslow, Royaume-Uni
Etat : New. Print on Demand pp. 160 23:B&W 6 x 9 in or 229 x 152 mm Perfect Bound on White w/Gloss Lam. N° de réf. du vendeur 131706579
Quantité disponible : 4 disponible(s)
Vendeur : Biblios, Frankfurt am main, HESSE, Allemagne
Etat : New. PRINT ON DEMAND pp. 160. N° de réf. du vendeur 18128848134
Quantité disponible : 4 disponible(s)
Vendeur : Mispah books, Redhill, SURRE, Royaume-Uni
Paperback. Etat : Like New. Like New. book. N° de réf. du vendeur ERICA75838364919156
Quantité disponible : 1 disponible(s)