Robust SRAM Designs and Analysis

Jawar Singh|Saraju P. Mohanty|Dhiraj K. Pradhan

ISBN 10: 149390244X / ISBN 13: 9781493902446

Edité par Springer New York, 2014

A propos de cet article

Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Provides a complete and concise introduction to SRAM bitcell design and analysisOffers techniques to face nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysisIncludes simulation set-ups for extract.

N° de réf. du vendeur 4213733

Détails bibliographiques

• Titre: Robust SRAM Designs and Analysis
• Éditeur: Springer New York
• Date de parution: 2014
• Langue: anglais
• ISBN à 10 chiffres: 149390244X
• ISBN à 13 chiffres: 9781493902446
• Reliure: Kartoniert / Broschiert
• État de l'article: New

A propos de ce titre

Synopsis

This book provides a guide to Static Random Access Memory (SRAM) bitcell design and analysis to meet the nano-regime challenges for CMOS devices and emerging devices, such as Tunnel FETs. Since process variability is an ongoing challenge in large memory arrays, this book highlights the most popular SRAM bitcell topologies (benchmark circuits) that mitigate variability, along with exhaustive analysis. Experimental simulation setups are also included, which cover nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis. Emphasis is placed throughout the book on the various trade-offs for achieving a best SRAM bitcell design.

• Provides a complete and concise introduction to SRAM bitcell design and analysis;
• Offers techniques to face nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis;
• Includes simulation set-ups for extracting different design metrics for CMOS technology and emerging devices;
• Emphasizes different trade-offs for achieving the best possible SRAM bitcell design.

Présentation de l'éditeur

This guide to Static Random Access Memory (SRAM) bitcell design and analysis meets the nano-regime challenges for CMOS devices and such emerging devices as Tunnel FETs. Offers popular SRAM bitcell topologies that mitigate variability, plus exhaustive analysis.