EUR 39,15
Quantité disponible : 1 disponible(s)
Ajouter au panierHardcover. Etat : Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority!
Vendeur : Books Puddle, New York, NY, Etats-Unis
EUR 39,47
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. pp. 316.
Vendeur : Majestic Books, Hounslow, Royaume-Uni
EUR 37,92
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. pp. 316 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam.
Vendeur : Biblios, Frankfurt am main, HESSE, Allemagne
EUR 38,87
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. pp. 316.
Vendeur : Basi6 International, Irving, TX, Etats-Unis
EUR 84,43
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : Brand New. New. US edition. Expediting shipping for all USA and Europe orders excluding PO Box. Excellent Customer Service.
Edité par Kluwer Academic Publishers.
Langue: anglais
Vendeur : Antiquariat Thomas Haker GmbH & Co. KG, Berlin, Allemagne
Membre d'association : GIAQ
EUR 12,96
Quantité disponible : 1 disponible(s)
Ajouter au panierHardcover. Etat : Wie neu. Auflage: 2004. 309 S., Really new. Shrink wrapped. / Neuwertiger Zustand. In Folie verschweißt. Sprache: Englisch Gewicht in Gramm: 840.
Vendeur : Best Price, Torrance, CA, Etats-Unis
EUR 150,48
Quantité disponible : 2 disponible(s)
Ajouter au panierEtat : New. SUPER FAST SHIPPING.
Vendeur : GreatBookPrices, Columbia, MD, Etats-Unis
EUR 160,70
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
Vendeur : Lucky's Textbooks, Dallas, TX, Etats-Unis
EUR 159,51
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
EUR 157,46
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New. In.
Vendeur : GreatBookPricesUK, Woodford Green, Royaume-Uni
EUR 157,45
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New.
EUR 68,35
Quantité disponible : 1 disponible(s)
Ajouter au panierEtat : Sehr gut. Zustand: Sehr gut | Sprache: Englisch | Produktart: Bücher.
Vendeur : GreatBookPrices, Columbia, MD, Etats-Unis
EUR 178,51
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : As New. Unread book in perfect condition.
Vendeur : GreatBookPricesUK, Woodford Green, Royaume-Uni
EUR 178,68
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : As New. Unread book in perfect condition.
Vendeur : Books Puddle, New York, NY, Etats-Unis
EUR 208,20
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. pp. ix + 300.
EUR 141,30
Quantité disponible : 5 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. UML-B Specification for Proven Embedded Systems Design | Jean Mermet | Taschenbuch | ix | Englisch | 2010 | Humana | EAN 9781441952561 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
Edité par Springer-Verlag New York Inc., US, 1899
ISBN 10 : 1402028660 ISBN 13 : 9781402028663
Langue: anglais
Vendeur : Rarewaves.com USA, London, LONDO, Royaume-Uni
EUR 234,05
Quantité disponible : Plus de 20 disponibles
Ajouter au panierHardback. Etat : New. 2004 ed. This book presents the perspective of the project on a Paradigm Unifying System Specification Environments for proven Electronic design (PUS SEE) as conceived in the course of the research during 2002 -2003. The initial statement of the research was formulated as follows: The objective of PUSSEE is to introduce the formal proof of system properties throughout a modular system design methodology that integrates sub-systems co-verification with system refinement and reusability of virtual system components. This will be done by combining the UML and B languages to allow the verification of system specifications through the composition of proven sub-systems (in particular interfaces, using the VSIAISLIF standard). The link of B with C, VHDL and SystemC will extend the correct-by-construction design process to lower system-on-chip (SoC) development stages. Prototype tools will be developed for the code generation from UML and B, and existing B verification tools will be extended to supportIP reuse, according to the VSI Alliance work. The methodology and tools will be validated through the development of three industrial applications: a wireless mobile terminal-a telecom system-on-chip based on HIPERLANI2 protocol and an anti-collision module for automobiles. The problem was known to be hard and the scope ambitious. But the seventeen chapters that follow, describing the main results obtained demonstrate the success of the research, acknowledged by the European reviewers. They are released to allow the largest audience to learn and take benefit of.
Edité par Springer US, Springer US, 2010
ISBN 10 : 144195256X ISBN 13 : 9781441952561
Langue: anglais
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
EUR 166,62
Quantité disponible : 1 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - This book presents the perspective of the project on a Paradigm Unifying System Specification Environments for proven Electronic design (PUS SEE) as conceived in the course of the research during 2002 -2003. The initial statement of the research was formulated as follows: The objective of PUSSEE is to introduce the formal proof of system properties throughout a modular system design methodology that integrates sub-systems co-verification with system refinement and reusability of virtual system components. This will be done by combining the UML and B languages to allow the verification of system specifications through the composition of proven sub-systems (in particular interfaces, using the VSIAISLIF standard). The link of B with C, VHDL and SystemC will extend the correct-by-construction design process to lower system-on-chip (SoC) development stages. Prototype tools will be developed for the code generation from UML and B, and existing B verification tools will be extended to supportIP reuse, according to the VSI Alliance work. The methodology and tools will be validated through the development of three industrial applications: a wireless mobile terminal-a telecom system-on-chip based on HIPERLANI2 protocol and an anti-collision module for automobiles. The problem was known to be hard and the scope ambitious. But the seventeen chapters that follow, describing the main results obtained demonstrate the success of the research, acknowledged by the European reviewers. They are released to allow the largest audience to learn and take benefit of.
EUR 178,14
Quantité disponible : Plus de 20 disponibles
Ajouter au panierGebunden. Etat : New. Presents the perspective of the project on a Paradigm Unifying System Specification Environments for proven Electronic design (PUSSEE)Shows the success of research, as acknowledged by the European reviewersIntroduces the formal proof of sys.
Vendeur : Mispah books, Redhill, SURRE, Royaume-Uni
EUR 244,18
Quantité disponible : 1 disponible(s)
Ajouter au panierPaperback. Etat : Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
Vendeur : Revaluation Books, Exeter, Royaume-Uni
EUR 257,03
Quantité disponible : 1 disponible(s)
Ajouter au panierPaperback. Etat : Brand New. 300 pages. 9.25x6.00x0.71 inches. In Stock.
Edité par Springer-Verlag New York Inc., US, 1899
ISBN 10 : 1402028660 ISBN 13 : 9781402028663
Langue: anglais
Vendeur : Rarewaves.com UK, London, Royaume-Uni
EUR 213,76
Quantité disponible : Plus de 20 disponibles
Ajouter au panierHardback. Etat : New. 2004 ed. This book presents the perspective of the project on a Paradigm Unifying System Specification Environments for proven Electronic design (PUS SEE) as conceived in the course of the research during 2002 -2003. The initial statement of the research was formulated as follows: The objective of PUSSEE is to introduce the formal proof of system properties throughout a modular system design methodology that integrates sub-systems co-verification with system refinement and reusability of virtual system components. This will be done by combining the UML and B languages to allow the verification of system specifications through the composition of proven sub-systems (in particular interfaces, using the VSIAISLIF standard). The link of B with C, VHDL and SystemC will extend the correct-by-construction design process to lower system-on-chip (SoC) development stages. Prototype tools will be developed for the code generation from UML and B, and existing B verification tools will be extended to supportIP reuse, according to the VSI Alliance work. The methodology and tools will be validated through the development of three industrial applications: a wireless mobile terminal-a telecom system-on-chip based on HIPERLANI2 protocol and an anti-collision module for automobiles. The problem was known to be hard and the scope ambitious. But the seventeen chapters that follow, describing the main results obtained demonstrate the success of the research, acknowledged by the European reviewers. They are released to allow the largest audience to learn and take benefit of.
EUR 247,94
Quantité disponible : 2 disponible(s)
Ajouter au panierBuch. Etat : Neu. Neuware - This book presents the perspective of the project on a Paradigm Unifying System Specification Environments for proven Electronic design (PUS SEE) as conceived in the course of the research during 2002 -2003. The initial statement of the research was formulated as follows: The objective of PUSSEE is to introduce the formal proof of system properties throughout a modular system design methodology that integrates sub-systems co-verification with system refinement and reusability of virtual system components. This will be done by combining the UML and B languages to allow the verification of system specifications through the composition of proven sub-systems (in particular interfaces, using the VSIAISLIF standard). The link of B with C, VHDL and SystemC will extend the correct-by-construction design process to lower system-on-chip (SoC) development stages. Prototype tools will be developed for the code generation from UML and B, and existing B verification tools will be extended to supportIP reuse, according to the VSI Alliance work. The methodology and tools will be validated through the development of three industrial applications: a wireless mobile terminal-a telecom system-on-chip based on HIPERLANI2 protocol and an anti-collision module for automobiles. The problem was known to be hard and the scope ambitious. But the seventeen chapters that follow, describing the main results obtained demonstrate the success of the research, acknowledged by the European reviewers. They are released to allow the largest audience to learn and take benefit of.
Vendeur : Mispah books, Redhill, SURRE, Royaume-Uni
EUR 295,84
Quantité disponible : 1 disponible(s)
Ajouter au panierHardcover. Etat : Like New. Like New. book.
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
EUR 160,49
Quantité disponible : 2 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book presents the perspective of the project on a Paradigm Unifying System Specification Environments for proven Electronic design (PUS SEE) as conceived in the course of the research during 2002 -2003. The initial statement of the research was formulated as follows: The objective of PUSSEE is to introduce the formal proof of system properties throughout a modular system design methodology that integrates sub-systems co-verification with system refinement and reusability of virtual system components. This will be done by combining the UML and B languages to allow the verification of system specifications through the composition of proven sub-systems (in particular interfaces, using the VSIAISLIF standard). The link of B with C, VHDL and SystemC will extend the correct-by-construction design process to lower system-on-chip (SoC) development stages. Prototype tools will be developed for the code generation from UML and B, and existing B verification tools will be extended to support IP reuse, according to the VSI Alliance work. The methodology and tools will be validated through the development of three industrial applications: a wireless mobile terminal-a telecom system-on-chip based on HIPERLANI2 protocol and an anti-collision module for automobiles. The problem was known to be hard and the scope ambitious. But the seventeen chapters that follow, describing the main results obtained demonstrate the success of the research, acknowledged by the European reviewers. They are released to allow the largest audience to learn and take benefit of. 312 pp. Englisch.
Vendeur : moluna, Greven, Allemagne
EUR 136,16
Quantité disponible : Plus de 20 disponibles
Ajouter au panierEtat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Presents the perspective of the project on a Paradigm Unifying System Specification Environments for proven Electronic design (PUSSEE)Shows the success of research, as acknowledged by the European reviewersIntroduces the formal proof of sys.
Edité par Springer US, Springer US Dez 2010, 2010
ISBN 10 : 144195256X ISBN 13 : 9781441952561
Langue: anglais
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
EUR 160,49
Quantité disponible : 1 disponible(s)
Ajouter au panierTaschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book presents the perspective of the project on a Paradigm Unifying System Specification Environments for proven Electronic design (PUS SEE) as conceived in the course of the research during 2002 -2003. The initial statement of the research was formulated as follows: The objective of PUSSEE is to introduce the formal proof of system properties throughout a modular system design methodology that integrates sub-systems co-verification with system refinement and reusability of virtual system components. This will be done by combining the UML and B languages to allow the verification of system specifications through the composition of proven sub-systems (in particular interfaces, using the VSIAISLIF standard). The link of B with C, VHDL and SystemC will extend the correct-by-construction design process to lower system-on-chip (SoC) development stages. Prototype tools will be developed for the code generation from UML and B, and existing B verification tools will be extended to supportIP reuse, according to the VSI Alliance work. The methodology and tools will be validated through the development of three industrial applications: a wireless mobile terminal-a telecom system-on-chip based on HIPERLANI2 protocol and an anti-collision module for automobiles. The problem was known to be hard and the scope ambitious. But the seventeen chapters that follow, describing the main results obtained demonstrate the success of the research, acknowledged by the European reviewers. They are released to allow the largest audience to learn and take benefit of.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 312 pp. Englisch.
Vendeur : Majestic Books, Hounslow, Royaume-Uni
EUR 224,50
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. Print on Demand pp. ix + 300.
Vendeur : Biblios, Frankfurt am main, HESSE, Allemagne
EUR 224,48
Quantité disponible : 4 disponible(s)
Ajouter au panierEtat : New. PRINT ON DEMAND pp. ix + 300.