For introductory-level courses in Verilog Hardware Description Language. Written by the co-developer of the Verilog Implicit To One hot (VITO) preprocessor, this text introduces the industry standard Verilog Hardware Description Language as a new way to explore enduring concepts in digital and computer design, such as pipelining. It shows how Verilog simulation is a tool for uncovering bugs prior to hardware fabrication, and how Verilog synthesis is a tool for automatically converting source code into hardware. Ideal for designers new to Verilog, it features a consistent design framework using ASM charts, and contains many realistic, practical examples.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
About the Author
MARK GORDON ARNOLD has taught Verilog at the University of Wyoming in Laramie, Wyoming since 1993, and is co-author of several papers on Verilog computer design, including "A Synthesis Preprocessor That Converts Implicit Style Verilog Into One-Hot De signs," winner of the Best Paper Award at the 1997 International Verilog Conference. Arnold holds three patents.
Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.
EUR 13,25 expédition depuis Etats-Unis vers France
Destinations, frais et délaisVendeur : Better World Books, Mishawaka, IN, Etats-Unis
Etat : Good. Former library book; may include library markings. Used book that is in clean, average condition without any missing pages. N° de réf. du vendeur 9559922-20
Quantité disponible : 1 disponible(s)
Vendeur : dsmbooks, Liverpool, Royaume-Uni
Hardcover. Etat : Acceptable. Acceptable. SHIPS FROM MULTIPLE LOCATIONS. book. N° de réf. du vendeur D7S9-1-M-0136392539-3
Quantité disponible : 1 disponible(s)