Designing Network On-Chip Architectures in the Nanoscale Era - Couverture souple

Livre 9 sur 27: Chapman & Hall/CRC Computational Science
 
9780367383145: Designing Network On-Chip Architectures in the Nanoscale Era

Synopsis

A stepping stone to the evolution of future chip architectures, this volume provides a how-to guide for designers of current NoCs as well as designers involved with 2015 computing platforms. It cohesively brings together fundamental design issues, alternative design paradigms and techniques, and the main design tradeoffs-consistently focusing on topics most pertinent to real-world NoC designers. The contributors draw on their own lessons learned to provide strong practical guidance on various design issues. They also explore the latest trends, such as vertical integration and variation-tolerant design.

Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.

À propos de l?auteur

José Flich is an associate professor of computer architecture and technology at the Technical University of Valencia. Dr. Flich is the coordinator of the EU-funded NaNoC project; co-chair of the CAC, CASS, and INA-OCMC workshops; and co-developer of RECN, the only truly scalable congestion management technique proposed to date. He is also associate editor of the IEEE Transactions on Parallel and Distributed Systems. His research interests include high-performance interconnection networks for multiprocessor systems, clusters of workstations, and networks on-chip.

Davide Bertozzi is an assistant professor and leader of the Multi-Processor Systems-On-Chip research group at the University of Ferrara. Dr. Bertozzi is the general chair of the INA-OCMC workshop and an editorial board member of IET Computers & Digital Techniques. His research interests encompass multi-core digital integrated systems, with an emphasis on all aspects of system interconnect design.

Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.

Autres éditions populaires du même titre

9781439837108: Designing Network On-Chip Architectures in the Nanoscale Era

Edition présentée

ISBN 10 :  1439837104 ISBN 13 :  9781439837108
Editeur : Chapman & Hall/CRC, 2010
Couverture rigide