Articles liés à Defect-Oriented Testing for Nano-Metric Cmos Vlsi Circuits
Synopsis
This book is essential to understand new test methodologies, algorithms and industrial practices. Without its insight into the physics of nano-metric technologies, it would be difficult to develop system-level test strategies that yield a high IC fault coverage. The work on defect-oriented testing presented in the book is not final, and it is an evolving field with interesting challenges imposed by the ever-changing nature of nano-metric technologies. The 2nd edition of Defect Oriented Testing has been extensively updated with the addition of chapters on Functional, Parametric Defect Models and Inductive fault Analysis and Yield Engineering to provide a link between defect sources and yield. Test and design practitioners from academia and industry will find that Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits lays the foundations for further pioneering work.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Acheter neuf
Afficher cet article
EUR 171,82
EUR 7,70 expédition depuis Etats-Unis vers France
Destinations, frais et délaisAutres éditions populaires du même titre
Résultats de recherche pour Defect-Oriented Testing for Nano-Metric Cmos Vlsi Circuits
Image d'archives
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
Edité par
Springer US, 2007
ISBN 10 : 0387465464
ISBN 13 : 9780387465463
Ancien ou d'occasion
Couverture rigide
Vendeur : Buchpark, Trebbin, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : Sehr gut. Zustand: Sehr gut | Sprache: Englisch | Produktart: Bücher. N° de réf. du vendeur 3284441/12
Quantité disponible : 1 disponible(s)
Image d'archives
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits (Frontiers in Electronic Testing, 34)
Edité par
Springer, 2007
ISBN 10 : 0387465464
ISBN 13 : 9780387465463
Ancien ou d'occasion
Couverture rigide
Vendeur : Patrico Books, Apollo Beach, FL, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
hardcover. Etat : As New. 2nd. Ships Out Tomorrow! N° de réf. du vendeur 250604012
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits (Frontiers in Electronic Testing, 34)
Edité par
Springer, 2007
ISBN 10 : 0387465464
ISBN 13 : 9780387465463
Ancien ou d'occasion
Couverture rigide
Vendeur : Solr Books, Lincolnwood, IL, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : very_good. This books is in Very good condition. There may be a few flaws like shelf wear and some light wear. N° de réf. du vendeur BCV.0387465464.VG
Quantité disponible : 1 disponible(s)
Image d'archives
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
Vendeur : Books Puddle, New York, NY, Etats-Unis
Évaluation du vendeur 4 sur 5 étoiles
Etat : New. pp. 352 2nd Edition. N° de réf. du vendeur 26282698
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
impression à la demandeVendeur : moluna, Greven, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Wide coverage of topics in test engineeringUnique defect-oriented focus of the materialsIntroduction to yield engineering common practicesThe 2nd edition of defect oriented testing has been extensively updated. New cha. N° de réf. du vendeur 5910370
Quantité disponible : Plus de 20 disponibles
Image d'archives
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
Vendeur : Majestic Books, Hounslow, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. pp. 352 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam. N° de réf. du vendeur 7597973
Quantité disponible : 1 disponible(s)
Image d'archives
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits (Frontiers in Electronic Testing, 34)
Vendeur : Best Price, Torrance, CA, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. SUPER FAST SHIPPING. N° de réf. du vendeur 9780387465463
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
Edité par
Springer US Jun 2007, 2007
ISBN 10 : 0387465464
ISBN 13 : 9780387465463
Neuf
Couverture rigide
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Buch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The 2nd edition of defect oriented testing has been extensively updated. New chapters on Functional, Parametric Defect Models and Inductive fault Analysis and Yield Engineering have been added to provide a link between defect sources and yield. The chapter on RAM testing has been updated with focus on parametric and SRAM stability testing. Similarly, newer material has been incorporated in digital fault modeling and analog testing chapters. The strength of Defect Oriented Testing for nano-Metric CMOS VLSIs lies in its industrial relevance. 352 pp. Englisch. N° de réf. du vendeur 9780387465463
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
Edité par
Springer US, Springer New York Jun 2007, 2007
ISBN 10 : 0387465464
ISBN 13 : 9780387465463
Neuf
Couverture rigide
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Buch. Etat : Neu. Neuware -Defect-oriented testing methods have come a long way from a mere interesting academic exercise to a hard industrial reality. Many factors have contributed to its industrial acceptance. Traditional approaches of testing modern integrated circuits have been found to be inadequate in terms of quality and economics of test. In a globally competitive semiconductor market place, overall product quality and economics have become very important objectives. In addition, electronic systems are becoming increasingly complex and demand components of the highest possible quality. Testing in general and defect-oriented testing in particular help in realizing these objectives. For contemporary System on Chip (SoC) VLSI circuits, testing is an activity associated with every level of integration. However, special emphasis is placed for wafer-level test, and final test. Wafer-level test consists primarily of dc or slow-speed tests with current/voltage checks per pin under most operating conditions and with test limits properly adjusted. Basic digital tests are applied and in some cases low-frequency tests to ensure analog/RF functionality are exercised as well. Final test consists of checking device functionality by exercising RF tests and by applying a comprehensive suite of digital test methods such as I , delay fault testing, DDQ stuck-at testing, low-voltage testing, etc. This partitioning choice is actually application dependent.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 352 pp. Englisch. N° de réf. du vendeur 9780387465463
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
Edité par
Springer US, Springer New York, 2007
ISBN 10 : 0387465464
ISBN 13 : 9780387465463
Neuf
Couverture rigide
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Buch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - Defect-oriented testing methods have come a long way from a mere interesting academic exercise to a hard industrial reality. Many factors have contributed to its industrial acceptance. Traditional approaches of testing modern integrated circuits have been found to be inadequate in terms of quality and economics of test. In a globally competitive semiconductor market place, overall product quality and economics have become very important objectives. In addition, electronic systems are becoming increasingly complex and demand components of the highest possible quality. Testing in general and defect-oriented testing in particular help in realizing these objectives. For contemporary System on Chip (SoC) VLSI circuits, testing is an activity associated with every level of integration. However, special emphasis is placed for wafer-level test, and final test. Wafer-level test consists primarily of dc or slow-speed tests with current/voltage checks per pin under most operating conditions and with test limits properly adjusted. Basic digital tests are applied and in some cases low-frequency tests to ensure analog/RF functionality are exercised as well. Final test consists of checking device functionality by exercising RF tests and by applying a comprehensive suite of digital test methods such as I , delay fault testing, DDQ stuck-at testing, low-voltage testing, etc. This partitioning choice is actually application dependent. N° de réf. du vendeur 9780387465463
Quantité disponible : 1 disponible(s)