System Verilog for Verification: A Guide to Learning the Testbench Language Features - Couverture rigide

Spear, Chris

 
9780387765297: System Verilog for Verification: A Guide to Learning the Testbench Language Features

Synopsis

The updated second edition of this book provides practical information for hardware and software engineers using the SystemVerilog language to verify electronic designs. The author explains methodology concepts for constructing testbenches that are modular and reusable. The book includes extensive coverage of the SystemVerilog 3.1a constructs such as classes, program blocks, randomization, assertions, and functional coverage. This second edition contains a new chapter that covers programs and interfaces as well as chapters with updated information on directed testbench and OOP, layered, and random testbench for an ATM switch.

Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.

Autres éditions populaires du même titre

9781441945617: SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

Edition présentée

ISBN 10 :  144194561X ISBN 13 :  9781441945617
Editeur : Springer, 2010
Couverture souple