Analog CMOS integrated circuits are in widespread use for communications, entertainment, multimedia, biomedical, and many other applications that interface with the physical world. Although analog CMOS design is greatly complicated by the design choices of drain current, channel width, and channel length present for every MOS device in a circuit, these design choices afford significant opportunities for optimizing circuit performance.
This book addresses tradeoffs and optimization of device and circuit performance for selections of the drain current, inversion coefficient, and channel length, where channel width is implicitly considered. The inversion coefficient is used as a technology independent measure of MOS inversion that permits design freely in weak, moderate, and strong inversion.
This book details the significant performance tradeoffs available in analog CMOS design and guides the designer towards optimum design by describing:
Tradeoffs and Optimization in Analog CMOS Design is the first book dedicated to this important topic. It will help practicing analog circuit designers and advanced students of electrical engineering build design intuition, rapidly optimize circuit performance during initial design, and minimize trial-and-error circuit simulations.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
David Binkley is currently Associate Professor in the Department of Electrical and Computer Engineering, at the University of North Carolina at Charlotte, a post he has held since 2000. He teaches a number of courses in analog, mixed-signal, and RF integrated circuit design, and received the Tau Beta Pi "Most Influential Teacher of 2001" award for the college of engineering. He has a wealth of experience in the field of analog and mixed signal engineering, having been a practising engineer for over 20 years and having co-founded Concorde Microsystems in 1992 where he and colleagues developed custom, mixed-signal CMOS (complementary metal-oxide-semiconductor) integrated circuits. Previous to this, he was a senior scientist at CTI/Siemens PET Systems engaged in research and design of circuits for PET medical imaging tomographs. David has also been the principal investigator on a number of research projects receiving support from NASA JPL for micropower, analog CMOS circuits, and DARPA (Defense Advanced Research Projects Agency) for design and testing methodologies for mixed-signal integrated circuits. He has published over 60 papers and regularly gives short courses on optimizing analog CMOS design.
Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.
Vendeur : HPB-Red, Dallas, TX, Etats-Unis
hardcover. Etat : Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority! N° de réf. du vendeur S_456293491
Quantité disponible : 1 disponible(s)
Vendeur : PBShop.store UK, Fairford, GLOS, Royaume-Uni
HRD. Etat : New. New Book. Shipped from UK. Established seller since 2000. N° de réf. du vendeur FW-9780470031360
Quantité disponible : 15 disponible(s)
Vendeur : Brook Bookstore On Demand, Napoli, NA, Italie
Etat : new. N° de réf. du vendeur 909c9199feb18039c3be16c22e51fcc5
Quantité disponible : Plus de 20 disponibles
Vendeur : Majestic Books, Hounslow, Royaume-Uni
Etat : New. pp. xxxv + 594. N° de réf. du vendeur 7498508
Quantité disponible : 3 disponible(s)
Vendeur : Kennys Bookshop and Art Galleries Ltd., Galway, GY, Irlande
Etat : New. Optimizing Analog CMOS Design presents methods for the optimized design of analog CMOS circuits through the design choices of Metal-Oxide Semiconductor Field-Effect Transistor device drain current, inversion level, and channel length. Num Pages: 632 pages, black & white tables, figures. BIC Classification: TJ. Category: (P) Professional & Vocational. Dimension: 176 x 253 x 39. Weight in Grams: 1168. . 2008. 1st Edition. Hardcover. . . . . N° de réf. du vendeur V9780470031360
Quantité disponible : Plus de 20 disponibles
Vendeur : Revaluation Books, Exeter, Royaume-Uni
Hardcover. Etat : Brand New. 1st edition. 632 pages. 9.50x6.75x1.75 inches. In Stock. N° de réf. du vendeur __0470031360
Quantité disponible : 2 disponible(s)
Vendeur : Books Puddle, New York, NY, Etats-Unis
Etat : New. pp. xxxv + 594. N° de réf. du vendeur 26382163
Quantité disponible : 3 disponible(s)
Vendeur : Kennys Bookstore, Olney, MD, Etats-Unis
Etat : New. Optimizing Analog CMOS Design presents methods for the optimized design of analog CMOS circuits through the design choices of Metal-Oxide Semiconductor Field-Effect Transistor device drain current, inversion level, and channel length. Num Pages: 632 pages, black & white tables, figures. BIC Classification: TJ. Category: (P) Professional & Vocational. Dimension: 176 x 253 x 39. Weight in Grams: 1168. . 2008. 1st Edition. Hardcover. . . . . Books ship from the US and Ireland. N° de réf. du vendeur V9780470031360
Quantité disponible : Plus de 20 disponibles