Articles liés à Cache and Interconnect Architectures in Multiprocessors
Synopsis
Cache And Interconnect Architectures In Multiprocessors Eilat, Israel May 25-261989 Michel Dubois UniversityofSouthernCalifornia Shreekant S. Thakkar SequentComputerSystems The aim of the workshop was to bring together researchers working on cache coherence protocols for shared-memory multiprocessors with various interconnect architectures. Shared-memory multiprocessors have become viable systems for many applications. Bus- based shared-memory systems (Eg. Sequent's Symmetry, Encore's Multimax) are currently limited to 32 processors. The fIrst goal of the workshop was to learn about the performance ofapplications on current cache-based systems. The second goal was to learn about new network architectures and protocols for future scalable systems. These protocols and interconnects would allow shared-memory architectures to scale beyond current imitations. The workshop had 20 speakers who talked about their current research. The discussions were lively and cordial enough to keep the participants away from the wonderful sand and sun for two days. The participants got to know each other well and were able to share their thoughts in an informal manner. The workshop was organized into several sessions. The summary of each session is described below. This book presents revisions of some of the papers presented at the workshop.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
- ÉditeurSpringer
- Date d'édition1990
- ISBN 10 0792390741
- ISBN 13 9780792390749
- ReliureRelié
- Langueanglais
- Nombre de pages277
- ÉditeurDubois Michel, Thakkar Shreekant S.
- Coordonnées du fabricantnon disponible
Acheter neuf
Afficher cet article
EUR 119,40
EUR 4,74 expédition depuis Royaume-Uni vers France
Destinations, frais et délaisAutres éditions populaires du même titre
Résultats de recherche pour Cache and Interconnect Architectures in Multiprocessors
Image d'archives
Cache and Interconnect Architectures in Multiprocessors
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. In. N° de réf. du vendeur ria9780792390749_new
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Cache and Interconnect Architectures in Multiprocessors
Vendeur : moluna, Greven, Allemagne
Évaluation du vendeur 4 sur 5 étoiles
Gebunden. Etat : New. Cache And Interconnect Architectures In Multiprocessors Eilat, Israel May 25-261989 Michel Dubois UniversityofSouthernCalifornia Shreekant S. Thakkar SequentComputerSystems The aim of the workshop was to bring together researchers working on cache coherence. N° de réf. du vendeur 458443301
Quantité disponible : Plus de 20 disponibles
Image d'archives
Cache and Interconnect Architectures in Multiprocessors
impression à la demandeVendeur : THE SAINT BOOKSTORE, Southport, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Hardback. Etat : New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days 688. N° de réf. du vendeur C9780792390749
Quantité disponible : Plus de 20 disponibles
Image d'archives
Cache and Interconnect Architectures in Multiprocessors
Vendeur : Lucky's Textbooks, Dallas, TX, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. N° de réf. du vendeur ABLIING23Feb2416190185625
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Cache and Interconnect Architectures in Multiprocessors
Edité par
Springer Us Jul 1990, 1990
ISBN 10 : 0792390741
ISBN 13 : 9780792390749
Neuf
Couverture rigide
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Buch. Etat : Neu. Neuware - Cache And Interconnect Architectures In Multiprocessors Eilat, Israel May 25-261989 Michel Dubois UniversityofSouthernCalifornia Shreekant S. Thakkar SequentComputerSystems The aim of the workshop was to bring together researchers working on cache coherence protocols for shared-memory multiprocessors with various interconnect architectures. Shared-memory multiprocessors have become viable systems for many applications. Bus based shared-memory systems (Eg. Sequent's Symmetry, Encore's Multimax) are currently limited to 32 processors. The fIrst goal of the workshop was to learn about the performance ofapplications on current cache-based systems. The second goal was to learn about new network architectures and protocols for future scalable systems. These protocols and interconnects would allow shared-memory architectures to scale beyond current imitations. The workshop had 20 speakers who talked about their current research. The discussions were lively and cordial enough to keep the participants away from the wonderful sand and sun for two days. The participants got to know each other well and were able to share their thoughts in an informal manner. The workshop was organized into several sessions. The summary of each session is described below. This book presents revisions of some of the papers presented at the workshop. N° de réf. du vendeur 9780792390749
Quantité disponible : 2 disponible(s)
Image d'archives
Cache and Interconnect Architectures in Multiprocessors
Edité par
Springer, 1990
ISBN 10 : 0792390741
ISBN 13 : 9780792390749
Ancien ou d'occasion
Couverture rigide
Vendeur : Mispah books, Redhill, SURRE, Royaume-Uni
Évaluation du vendeur 4 sur 5 étoiles
Hardcover. Etat : Like New. Like New. book. N° de réf. du vendeur ERICA75807923907415
Quantité disponible : 1 disponible(s)