Articles liés à Optimal Vlsi Architectural Synthesis: Area, Performance...
Synopsis
Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or "optimal") architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there- fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo- rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn- thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as technologies scale down, and complexity of design scales up, the push for reducing testing times is increased. On way to deal with this is to incorporate test strategies early in the design process. The second half of this text examines an approach for integrating architectural synthesis with test incorporation. Research showed that test must be considered during synthesis to provide good architectural solutions which minimize Xlll area delay cost functions.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Acheter neuf
Afficher cet article
EUR 51,71
EUR 14,95 expédition depuis Etats-Unis vers France
Destinations, frais et délais
Résultats de recherche pour Optimal Vlsi Architectural Synthesis: Area, Performance...
Image d'archives
Optimal VLSI Architectural Synthesis: Area, Performance and Testability (The Springer International Series in Engineering and Computer Scien
Edité par
Springer, 1991
ISBN 10 : 079239223X
ISBN 13 : 9780792392231
Ancien ou d'occasion
Couverture rigide
Vendeur : Ammareal, Morangis, France
Évaluation du vendeur 5 sur 5 étoiles
Hardcover. Etat : Très bon. Ancien livre de bibliothèque. Légères traces d'usure sur la couverture. Edition 1991. Ammareal reverse jusqu'à 15% du prix net de cet article à des organisations caritatives. ENGLISH DESCRIPTION Book Condition: Used, Very good. Former library book. Slight signs of wear on the cover. Edition 1991. Ammareal gives back up to 15% of this item's net price to charity organizations. N° de réf. du vendeur D-706-848
Quantité disponible : 1 disponible(s)
Image d'archives
Optimal VLSI Architectural Synthesis: Area, Performance and Testability
Edité par
Springer, 1992
ISBN 10 : 079239223X
ISBN 13 : 9780792392231
Ancien ou d'occasion
Couverture rigide
Vendeur : Anybook.com, Lincoln, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Etat : Good. This is an ex-library book and may have the usual library/used-book markings inside.This book has hardback covers. In good all round condition. Please note the Image in this listing is a stock photo and may not match the covers of the actual item,800grams, ISBN:079239223X. N° de réf. du vendeur 5570227
Quantité disponible : 1 disponible(s)
Image d'archives
Optimal VLSI Architectural Synthesis: Area Performance and Testability
Edité par
Kluwer Academic Publishers, Boston, 1991
ISBN 10 : 079239223X
ISBN 13 : 9780792392231
Ancien ou d'occasion
Couverture rigide
Vendeur : PsychoBabel & Skoob Books, Didcot, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
hardcover. Etat : Very Good. Etat de la jaquette : No Dust Jacket. Hardcover in very good condition. No jacket. Boards are lightly marked. Leading corners and spine ends are lightly bumped and worn. Previous owner's name penned on FEP. Pages are clean and contents are clear throughout. HCW. Used. N° de réf. du vendeur 248214
Quantité disponible : 1 disponible(s)
Image d'archives
Optimal VLSI Architectural Synthesis: Area, Performance and Testability (The Springer International Series in Engineering and Computer Science)
Vendeur : Bookmonger.Ltd, HILLSIDE, NJ, Etats-Unis
Évaluation du vendeur 4 sur 5 étoiles
Hardcover. Etat : New. N° de réf. du vendeur mon0000429767
Quantité disponible : 1 disponible(s)
Image d'archives
Optimal VLSI Architectural Synthesis: Area, Performance and Testability (The Springer International Series in Engineering and Computer Science)
Edité par
Springer, 1991
ISBN 10 : 079239223X
ISBN 13 : 9780792392231
Ancien ou d'occasion
Couverture rigide
Vendeur : Mispah books, Redhill, SURRE, Royaume-Uni
Évaluation du vendeur 4 sur 5 étoiles
Hardcover. Etat : Like New. Like NewLIKE NEW. book. N° de réf. du vendeur ERICA838079239223X3
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Optimal VLSI Architectural Synthesis
impression à la demandeVendeur : moluna, Greven, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Gebunden. Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or optimal ) arc. N° de réf. du vendeur 5971342
Quantité disponible : Plus de 20 disponibles
Image d'archives
Optimal VLSI Architectural Synthesis: Area, Performance and Testability (The Springer International Series in Engineering and Computer Science, 158)
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. In. N° de réf. du vendeur ria9780792392231_new
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Optimal VLSI Architectural Synthesis
Edité par
Springer US Okt 1991, 1991
ISBN 10 : 079239223X
ISBN 13 : 9780792392231
Neuf
Couverture rigide
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Buch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or 'optimal') architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as technologies scale down, and complexity of design scales up, the push for reducing testing times is increased. On way to deal with this is to incorporate test strategies early in the design process. The second half of this text examines an approach for integrating architectural synthesis with test incorporation. Research showed that test must be considered during synthesis to provide good architectural solutions which minimize Xlll area delay cost functions. 312 pp. Englisch. N° de réf. du vendeur 9780792392231
Quantité disponible : 2 disponible(s)
Image d'archives
Optimal VLSI Architectural Synthesis: Area, Performance and Testability (The Springer International Series in Engineering and Computer Science, 158)
Vendeur : Best Price, Torrance, CA, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. SUPER FAST SHIPPING. N° de réf. du vendeur 9780792392231
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Optimal VLSI Architectural Synthesis
Edité par
Springer US, Springer New York Okt 1991, 1991
ISBN 10 : 079239223X
ISBN 13 : 9780792392231
Neuf
Couverture rigide
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Buch. Etat : Neu. Neuware -Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or 'optimal') architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as technologies scale down, and complexity of design scales up, the push for reducing testing times is increased. On way to deal with this is to incorporate test strategies early in the design process. The second half of this text examines an approach for integrating architectural synthesis with test incorporation. Research showed that test must be considered during synthesis to provide good architectural solutions which minimize Xlll area delay cost functions.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 308 pp. Englisch. N° de réf. du vendeur 9780792392231
Quantité disponible : 2 disponible(s)