Tunnel Field-Effect Transistors (TFET): Modelling and Simulation - Couverture rigide

Mamidala, Jagadesh Kumar; Vishnoi, Rajat; Pandey, Pratyush

 
9781119246299: Tunnel Field-Effect Transistors (TFET): Modelling and Simulation

Synopsis

-This one-stop study aid to TFETs is aimed at those who are beginning their study on TFETs and also as a guide for those who wish to design circuits using TFETs. The book covers the physics behind the functioning of the TFETs and their modelling for the purpose of circuit design and circuit simulation. It begins with a brief discussion on the basic principles of quantum mechanics and then builds up to the physics behind the quantum mechanical phenomena of band-to-band tunnelling. This is followed by studying the basic functioning of the TFETs and their different structural configurations. After explaining the functioning of the TFETs, the book describes different approaches used by researchers for developing the drain current models for TFETs. Finally, to help the new researchers in the area of TFETs, the book describes the process of carrying out numerical simulations of TFETs using TCAD. Numerical simulations are helpful tools for studying the behaviour of any semiconductor device without getting into the complex process of fabrication and characterization---

Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.

À propos de l?auteur

Dr. M. Jagadesh Kumar obtained his MS in Electrical Engineering (EE) and PhD in EE from the Indian Institute of Technology (IIT), Madras. He is currently the NXP (Philips) Chair Professor at IIT Delhi by Philips Semiconductors, Netherlands (now NXP Semiconductors India Pvt Ltd). He works in the area of Nanoelectronic Devices, Nanoscale Device modeling and simulation, Innovative Device Design and Power semiconductor devices. He has published extensively in the above areas with four book chapters and more than 200 publications in refereed journals and conference proceedings including 70 IEEE Journal papers. Six patent applications have been filed based on his research.

Rajat Vishnoi received his B.Tech degree in EE from the Indian Institute of Technology (IIT), Kanpur, in 2012. He is currently pursuing his Ph.D. degree in Electrical Engineering at the Indian Institute of Technology, Delhi. His research interests include semiconductor device modelling, design and fabrication.

Pratyush Pandey completed his undergraduate in Electrical Engineering from the Indian Institute of Technology (IIT), Kanpur, in 2011. In 2007 he received a Silver Medal in the International Physics Olympiad, and a Gold Medal in the Indian National Chemistry Olympiad. During his undergraduate studies, he worked on quantum error correction codes, quantum cryptography, and applied information theory. Subsequently, he worked as a Research Assistant at IIT Delhi on the analytical modelling of TFETs. He has developed analytical models for Double Gate, Dual Material Gate, and Nanowire TFETs. He is currently a graduate student advised by Dr. Alan Seabaugh at Notre Dame, where he is involved in the simulation, modelling, characterisation, and fabrication of TMD TFETs. He is also a reviewer for IEEE Transactions on Electron Devices, and the Journal of Computational Electronics.

Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.