Compilation Techniques for Reconfigurable Architectures - Couverture souple

Cardoso, Jo�o M.P.

9781441935106: Compilation Techniques for Reconfigurable Architectures

Couverture souple

ISBN 10 : 144193510X ISBN 13 : 9781441935106

Editeur : Springer, 2010

Afficher les exemplaires de cette �dition comportant l?ISBN

1 D'occasion

De EUR 122,02

12 Neuf

De EUR 92,27

An introduction to hardware compilation and reconfigurable computing architectures, this book presents a variety of compiler code transformations and mapping techniques focusing on imperative programming languages.

Les informations fournies dans la section � Synopsis � peuvent faire r�f�rence � une autre �dition de ce titre.

Pr�sentation de l'�diteur

Les informations fournies dans la section � A propos du livre � peuvent faire r�f�rence � une autre �dition de ce titre.

�diteur: Springer
Date d'�dition: 2010
Langue: anglais
ISBN 10: 144193510X
ISBN 13: 9781441935106
Reliure: Broch�
Nombre de pages: 236
Coordonn�es du fabricant: non disponible
Personne responsable: CMN Printpool Inh. Mathis Neumann
https://www.also.com/ec/cms5/en_6000/6000/index.jsp

Friedrich-Karl-Str. 9
Hamburg
Allemagne

Acheter D'occasion

�tat : Comme neuf

Unread book in perfect condition...

Afficher cet article

EUR 122,02

Autre devise

EUR 17,23 exp�dition depuis Etats-Unis vers France

Destinations, frais et d�lais

Ajouter au panier

Acheter neuf

Afficher cet article

EUR 92,27

Autre devise

EUR 9,70 exp�dition depuis Allemagne vers France

Destinations, frais et d�lais

Ajouter au panier

Autres �ditions populaires du m�me titre

9780387096704: Compilation Techniques for Reconfigurable Architectures

Edition pr�sent�e

ISBN 10 : 0387096701 ISBN 13 : 9780387096704
Editeur : Springer-Verlag New York Inc., 2008
Couverture rigide

R�sultats de recherche pour Compilation Techniques for Reconfigurable Architectures

Image fournie par le vendeur

Compilation Techniques for Reconfigurable Architectures

Jo�o M.P. Cardoso|Pedro C. Diniz

Edit� par Springer US, 2010

ISBN 10 : 144193510X ISBN 13 : 9781441935106

Neuf Couverture souple

impression � la demande

Vendeur : moluna, Greven, Allemagne

�valuation du vendeur 4 sur 5 �toiles

Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Introduces hardware compilation and reconfigurable computing architecturesPresents a range of compiler code transformations and mapping techniques focusing on imperative programming languagesBridges the gap between software compilation, har. N� de r�f. du vendeur 4173945

Contacter le vendeur

Acheter neuf

EUR 92,27

Autre devise

Frais de port : EUR 9,70

De Allemagne vers France

Destinations, frais et d�lais

Quantit� disponible : Plus de 20 disponibles

Ajouter au panier

Image fournie par le vendeur

Compilation Techniques for Reconfigurable Architectures

Pedro C. Diniz

Edit� par Springer US Okt 2010, 2010

ISBN 10 : 144193510X ISBN 13 : 9781441935106

Neuf Taschenbuch

impression � la demande

Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The extreme exibility of recon gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon gurable architectures with a large number of computing resources and interconnection topologies. To - ploit the potential of these recon gurable architectures, programmers are forced to map their applications, typically written in high-level imperative programming l- guages, such as C or MATLAB, to hardware-oriented languages such as VHDL or Verilog. In this process, they must assume the role of hardware designers and software programmers and navigate a maze of program transformations, mapping, and synthesis steps to produce ef cient recon gurable computing implementations. The richness and sophistication of any of these application mapping steps make the mapping of computations to these architectures an increasingly daunting process. It is thus widely believed that automatic compilation from high-level programming languages is the key to the success of recon gurable computing. This book describes a wide range of code transformations and mapping te- niques for programs described in high-level programming languages, most - tably imperative languages, to recon gurable architectures. 236 pp. Englisch. N� de r�f. du vendeur 9781441935106

Contacter le vendeur

Acheter neuf

EUR 106,99

Autre devise

Frais de port : EUR 11

De Allemagne vers France

Destinations, frais et d�lais

Quantit� disponible : 2 disponible(s)

Ajouter au panier

Image fournie par le vendeur

Compilation Techniques for Reconfigurable Architectures

Cardoso, Joao M. P.; Diniz, Pedro C.

Edit� par Springer, 2010

ISBN 10 : 144193510X ISBN 13 : 9781441935106

Neuf Couverture souple

Vendeur : GreatBookPrices, Columbia, MD, Etats-Unis

�valuation du vendeur 5 sur 5 �toiles

Etat : New. N� de r�f. du vendeur 12471323-n

Contacter le vendeur

Acheter neuf

EUR 102,72

Autre devise

Frais de port : EUR 17,23

De Etats-Unis vers France

Destinations, frais et d�lais

Quantit� disponible : 15 disponible(s)

Ajouter au panier

Image fournie par le vendeur

Compilation Techniques for Reconfigurable Architectures

Pedro C. Diniz

Edit� par Springer US, Springer US Okt 2010, 2010

ISBN 10 : 144193510X ISBN 13 : 9781441935106

Neuf Taschenbuch

impression � la demande

Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -The extreme exibility of recon gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon gurable architectures with a large number of computing resources and interconnection topologies. To - ploit the potential of these recon gurable architectures, programmers are forced to map their applications, typically written in high-level imperative programming l- guages, such as C or MATLAB, to hardware-oriented languages such as VHDL or Verilog. In this process, they must assume the role of hardware designers and software programmers and navigate a maze of program transformations, mapping, and synthesis steps to produce ef cient recon gurable computing implementations. The richness and sophistication of any of these application mapping steps make the mapping of computations to these architectures an increasingly daunting process. It is thus widely believed that automatic compilation from high-level programming languages is the key to the success of recon gurable computing. This book describes a wide range of code transformations and mapping te- niques for programs described in high-level programming languages, most - tably imperative languages, to recon gurable architectures.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 236 pp. Englisch. N� de r�f. du vendeur 9781441935106

Contacter le vendeur

Acheter neuf

EUR 106,99

Autre devise

Frais de port : EUR 15

De Allemagne vers France

Destinations, frais et d�lais

Quantit� disponible : 1 disponible(s)

Ajouter au panier

Image fournie par le vendeur

Compilation Techniques for Reconfigurable Architectures

Pedro C. Diniz

Edit� par Springer US, Springer US, 2010

ISBN 10 : 144193510X ISBN 13 : 9781441935106

Neuf Taschenbuch

Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Taschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - The extreme exibility of recon gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon gurable architectures with a large number of computing resources and interconnection topologies. To - ploit the potential of these recon gurable architectures, programmers are forced to map their applications, typically written in high-level imperative programming l- guages, such as C or MATLAB, to hardware-oriented languages such as VHDL or Verilog. In this process, they must assume the role of hardware designers and software programmers and navigate a maze of program transformations, mapping, and synthesis steps to produce ef cient recon gurable computing implementations. The richness and sophistication of any of these application mapping steps make the mapping of computations to these architectures an increasingly daunting process. It is thus widely believed that automatic compilation from high-level programming languages is the key to the success of recon gurable computing. This book describes a wide range of code transformations and mapping te- niques for programs described in high-level programming languages, most - tably imperative languages, to recon gurable architectures. N� de r�f. du vendeur 9781441935106

Contacter le vendeur