Articles liés à Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Synopsis
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) researchers and engineers how to minimize the different types of power consumption of digital circuits. The material deals primarily with high-level (architectural or behavioral) energy dissipation because the behavioral level is not as highly abstracted as the system level nor is it as complex as the gate/transistor level. At the behavioral level there is a balanced degree of freedom to explore power reduction mechanisms, the power reduction opportunities are greater, and it can cost-effectively help in investigating lower power design alternatives prior to actual circuit layout or silicon implementation.
The book is a self-contained low-power, high-level synthesis text for Nanoscale VLSI design engineers and researchers. Each chapter has simple relevant examples for a better grasp of the principles presented. Several algorithms are given to provide a better understanding of the underlying concepts. The initial chapters deal with the basics of high-level synthesis, power dissipation mechanisms, and power estimation. In subsequent parts of the text, a detailed discussion of methodologies for the reduction of different types of power is presented including:
• Power Reduction Fundamentals
• Energy or Average Power Reduction
• Peak Power Reduction
• Transient Power Reduction
• Leakage Power Reduction
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits provides a valuable resource for the design of low-power CMOS circuits.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
- ÉditeurSpringer
- Date d'édition2010
- ISBN 10 1441945547
- ISBN 13 9781441945549
- ReliureBroché
- Langueanglais
- Numéro d'édition1
- Nombre de pages336
- Coordonnées du fabricantnon disponible
Acheter neuf
Afficher cet article
EUR 136,16
EUR 9,70 expédition depuis Allemagne vers France
Destinations, frais et délaisAutres éditions populaires du même titre
Résultats de recherche pour Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Image fournie par le vendeur
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
impression à la demandeVendeur : moluna, Greven, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Discusses high-level synthesis fundamentals.Presents a very comprehensive treatment on all aspects of power dissipation.Includes information on power reduction fundamentals, specifically peak power reduction, transient power reduction and l. N° de réf. du vendeur 4174900
Quantité disponible : Plus de 20 disponibles
Image d'archives
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. In. N° de réf. du vendeur ria9781441945549_new
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
impression à la demandeVendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This self-contained book addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) researchers and engineers how to minimize the different types of power consumption of digital circuits. The material deals primarily with high-level (architectural or behavioral) energy dissipation. 336 pp. Englisch. N° de réf. du vendeur 9781441945549
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Edité par
Springer US, Springer US, 2010
ISBN 10 : 1441945547
ISBN 13 : 9781441945549
Neuf
Taschenbuch
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) researchers and engineers how to minimize the different types of power consumption of digital circuits. The material deals primarily with high-level (architectural or behavioral) energy dissipation because the behavioral level is not as highly abstracted as the system level nor is it as complex as the gate/transistor level. At the behavioral level there is a balanced degree of freedom to explore power reduction mechanisms, the power reduction opportunities are greater, and it can cost-effectively help in investigating lower power design alternatives prior to actual circuit layout or silicon implementation.The book is a self-contained low-power, high-level synthesis text for Nanoscale VLSI design engineers and researchers. Each chapter has simple relevant examples for a better grasp of the principles presented. Several algorithms are given to provide a better understanding of the underlying concepts. The initial chapters deal with the basics of high-level synthesis, power dissipation mechanisms, and power estimation. In subsequent parts of the text, a detailed discussion of methodologies for the reduction of different types of power is presented including: - Power Reduction Fundamentals- Energy or Average Power Reduction- Peak Power Reduction- Transient Power Reduction- Leakage Power ReductionLow-Power High-Level Synthesis for Nanoscale CMOS Circuits provides a valuable resource for the design of low-power CMOS circuits. N° de réf. du vendeur 9781441945549
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Edité par
Springer US, Springer US Nov 2010, 2010
ISBN 10 : 1441945547
ISBN 13 : 9781441945549
Neuf
Taschenbuch
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. Neuware -Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration (VLSI) researchers and engineers how to minimize the different types of power consumption of digital circuits. The material deals primarily with high-level (architectural or behavioral) energy dissipation because the behavioral level is not as highly abstracted as the system level nor is it as complex as the gate/transistor level. At the behavioral level there is a balanced degree of freedom to explore power reduction mechanisms, the power reduction opportunities are greater, and it can cost-effectively help in investigating lower power design alternatives prior to actual circuit layout or silicon implementation.The book is a self-contained low-power, high-level synthesis text for Nanoscale VLSI design engineers and researchers. Each chapter has simple relevant examples for a better grasp of the principles presented. Several algorithms are given to provide a better understanding of the underlying concepts. The initial chapters deal with the basics of high-level synthesis, power dissipation mechanisms, and power estimation. In subsequent parts of the text, a detailed discussion of methodologies for the reduction of different types of power is presented including:¿ Power Reduction Fundamentals¿ Energy or Average Power Reduction¿ Peak Power Reduction¿ Transient Power Reduction¿ Leakage Power ReductionLow-Power High-Level Synthesis for Nanoscale CMOS Circuits provides a valuable resource for the design of low-power CMOS circuits.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 336 pp. Englisch. N° de réf. du vendeur 9781441945549
Quantité disponible : 2 disponible(s)
Image d'archives
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Edité par
Springer-Verlag New York Inc., 2010
ISBN 10 : 1441945547
ISBN 13 : 9781441945549
Neuf
Paperback / softback
Vendeur : THE SAINT BOOKSTORE, Southport, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Paperback / softback. Etat : New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days 534. N° de réf. du vendeur C9781441945549
Quantité disponible : Plus de 20 disponibles
Image d'archives
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Vendeur : Lucky's Textbooks, Dallas, TX, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. N° de réf. du vendeur ABLIING23Mar2411530296006
Quantité disponible : Plus de 20 disponibles
Image d'archives
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
Vendeur : Books Puddle, New York, NY, Etats-Unis
Évaluation du vendeur 4 sur 5 étoiles
Etat : New. pp. 336. N° de réf. du vendeur 263098680
Quantité disponible : 4 disponible(s)
Image d'archives
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
impression à la demandeVendeur : Majestic Books, Hounslow, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. Print on Demand pp. 336 20 Illus. N° de réf. du vendeur 5830631
Quantité disponible : 4 disponible(s)
Image d'archives
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
impression à la demandeVendeur : Biblios, Frankfurt am main, HESSE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. PRINT ON DEMAND pp. 336. N° de réf. du vendeur 183098674
Quantité disponible : 4 disponible(s)