Articles liés à An Introduction to Logic Circuit Testing
Synopsis
An Introduction to Logic Circuit Testing provides a detailed coverage of techniques for test generation and testable design of digital electronic circuits/systems. The material covered in the book should be sufficient for a course, or part of a course, in digital circuit testing for senior-level undergraduate and first-year graduate students in Electrical Engineering and Computer Science. The book will also be a valuable resource for engineers working in the industry. This book has four chapters. Chapter 1 deals with various types of faults that may occur in very large scale integration (VLSI)-based digital circuits. Chapter 2 introduces the major concepts of all test generation techniques such as redundancy, fault coverage, sensitization, and backtracking. Chapter 3 introduces the key concepts of testability, followed by some ad hoc design-for-testability rules that can be used to enhance testability of combinational circuits. Chapter 4 deals with test generation and response evaluation techniques used in BIST (built-in self-test) schemes for VLSI chips. Table of Contents: Introduction / Fault Detection in Logic Circuits / Design for Testability / Built-in Self-Test / References
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Présentation de l'éditeur
An Introduction to Logic Circuit Testing provides a detailed coverage of techniques for test generation and testable design of digital electronic circuits/systems. The material covered in the book should be sufficient for a course, or part of a course, in digital circuit testing for senior-level undergraduate and first-year graduate students in Electrical Engineering and Computer Science. The book will also be a valuable resource for engineers working in the industry. This book has four chapters. Chapter 1 deals with various types of faults that may occur in very large scale integration (VLSI)-based digital circuits. Chapter 2 introduces the major concepts of all test generation techniques such as redundancy, fault coverage, sensitization, and backtracking. Chapter 3 introduces the key concepts of testability, followed by some ad hoc design-for-testability rules that can be used to enhance testability of combinational circuits. Chapter 4 deals with test generation and response evaluation techniques used in BIST (built-in self-test) schemes for VLSI chips. Table of Contents: Introduction / Fault Detection in Logic Circuits / Design for Testability / Built-in Self-Test / References
Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.
- ÉditeurMorgan and Claypool Publishers
- Date d'édition2008
- ISBN 10 1598293508
- ISBN 13 9781598293500
- ReliureBroché
- Langueanglais
- Nombre de pages110
- Coordonnées du fabricantnon disponible
Résultats de recherche pour An Introduction to Logic Circuit Testing
Image d'archives
An Introduction to Logic Circuit Testing
Edité par
Morgan & Claypool, 2009
ISBN 10 : 1598293508
ISBN 13 : 9781598293500
Ancien ou d'occasion
Soft Cover
Vendeur : BookOrders, Russell, IA, Etats-Unis
Évaluation du vendeur 4 sur 5 étoiles
Soft Cover. Etat : Good. Ex-library with the usual features. Library label on front cover. The interior is clean and tight. Binding is good. Cover shows light wear. Ex-Library. N° de réf. du vendeur 122109
Quantité disponible : 1 disponible(s)