FPGA-BASED Hardware Accelerators - Couverture souple

Skliarova, Iouliia

9783030207236: FPGA-BASED Hardware Accelerators

Couverture souple

ISBN 10 : 3030207234 ISBN 13 : 9783030207236

Editeur : Springer, 2020

Afficher les exemplaires de cette �dition comportant l?ISBN

0 D'occasion

10 Neuf

De EUR 118,61

Reconfigurable devices and design tools.- Architectures of FPGA-based hardware accelerators and design techniques.- Hardware accelerators for data search.- Hardware accelerators for data sort.- FPGA-based hardware accelerators for selected computational problems.- Hardware/software co-design.

Les informations fournies dans la section � Synopsis � peuvent faire r�f�rence � une autre �dition de ce titre.

�diteur: Springer
Date d'�dition: 2020
Langue: anglais
ISBN 10: 3030207234
ISBN 13: 9783030207236
Reliure: Broch�
Nombre de pages: 264
Coordonn�es du fabricant: non disponible
Personne responsable: CMN Printpool Inh. Mathis Neumann
https://www.also.com/ec/cms5/en_6000/6000/index.jsp

Friedrich-Karl-Str. 9
Hamburg
Allemagne

Acheter neuf

Afficher cet article

EUR 118,61

Autre devise

EUR 9,70 exp�dition depuis Allemagne vers France

Destinations, frais et d�lais

Ajouter au panier

Autres �ditions populaires du m�me titre

9783030207205: FPGA-BASED Hardware Accelerators

Edition pr�sent�e

ISBN 10 : 303020720X ISBN 13 : 9783030207205
Editeur : Springer, 2019
Couverture rigide

R�sultats de recherche pour FPGA-BASED Hardware Accelerators

Image fournie par le vendeur

FPGA-BASED Hardware Accelerators

Iouliia Skliarova|Valery Sklyarov

Edit� par Springer International Publishing, 2020

ISBN 10 : 3030207234 ISBN 13 : 9783030207236

Neuf Couverture souple

impression � la demande

Vendeur : moluna, Greven, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. The book describes design and implementations of FPGA (Field-Programmable Gate Arrays)/PSoC (Programmable Systems-on-Chip) hardware accelerators&nbspFocus is on hardware accelerators for data/information processing and combin. N� de r�f. du vendeur 448675226

Contacter le vendeur

Acheter neuf

EUR 118,61

Autre devise

Frais de port : EUR 9,70

De Allemagne vers France

Destinations, frais et d�lais

Quantit� disponible : Plus de 20 disponibles

Ajouter au panier

Image d'archives

FPGA-BASED Hardware Accelerators (Lecture Notes in Electrical Engineering, 566)

Skliarova, Iouliia

Edit� par Springer, 2020

ISBN 10 : 3030207234 ISBN 13 : 9783030207236

Neuf Couverture souple

Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni

�valuation du vendeur 5 sur 5 �toiles

Etat : New. In. N� de r�f. du vendeur ria9783030207236_new

Contacter le vendeur

Acheter neuf

EUR 141,05

Autre devise

Frais de port : EUR 4,61

De Royaume-Uni vers France

Destinations, frais et d�lais

Quantit� disponible : Plus de 20 disponibles

Ajouter au panier

Image fournie par le vendeur

FPGA-BASED Hardware Accelerators

Valery Sklyarov

Edit� par Springer International Publishing, 2020

ISBN 10 : 3030207234 ISBN 13 : 9783030207236

Neuf Taschenbuch

Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Taschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - This book suggests and describes a number of fast parallel circuits for data/vector processing using FPGA-based hardware accelerators. Three primary areas are covered: searching, sorting, and counting in combinational and iterative networks. These include the application of traditional structures that rely on comparators/swappers as well as alternative networks with a variety of core elements such as adders, logical gates, and look-up tables. The iterative technique discussed in the book enables the sequential reuse of relatively large combinational blocks that execute many parallel operations with small propagation delays. For each type of network discussed, the main focus is on the step-by-step development of the architectures proposed from initial concepts to synthesizable hardware description language specifications. Each type of network is taken through several stages, including modeling the desired functionality in software, the retrieval and automatic conversion of key functions, leading to specifications for optimized hardware modules. The resulting specifications are then synthesized, implemented, and tested in FPGAs using commercial design environments and prototyping boards. The methods proposed can be used in a range of data processing applications, including traditional sorting, the extraction of maximum and minimum subsets from large data sets, communication-time data processing, finding frequently occurring items in a set, and Hamming weight/distance counters/comparators. The book is intended to be a valuable support material for university and industrial engineering courses that involve FPGA-based circuit and system design. N� de r�f. du vendeur 9783030207236

Contacter le vendeur

Acheter neuf

EUR 139,09

Autre devise

Frais de port : EUR 10,99

De Allemagne vers France

Destinations, frais et d�lais

Quantit� disponible : 1 disponible(s)

Ajouter au panier

Image fournie par le vendeur

FPGA-BASED Hardware Accelerators

Valery Sklyarov

Edit� par Springer International Publishing Aug 2020, 2020

ISBN 10 : 3030207234 ISBN 13 : 9783030207236

Neuf Taschenbuch

impression � la demande

Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book suggests and describes a number of fast parallel circuits for data/vector processing using FPGA-based hardware accelerators. Three primary areas are covered: searching, sorting, and counting in combinational and iterative networks. These include the application of traditional structures that rely on comparators/swappers as well as alternative networks with a variety of core elements such as adders, logical gates, and look-up tables. The iterative technique discussed in the book enables the sequential reuse of relatively large combinational blocks that execute many parallel operations with small propagation delays. For each type of network discussed, the main focus is on the step-by-step development of the architectures proposed from initial concepts to synthesizable hardware description language specifications. Each type of network is taken through several stages, including modeling the desired functionality in software, the retrieval and automatic conversion of key functions, leading to specifications for optimized hardware modules. The resulting specifications are then synthesized, implemented, and tested in FPGAs using commercial design environments and prototyping boards. The methods proposed can be used in a range of data processing applications, including traditional sorting, the extraction of maximum and minimum subsets from large data sets, communication-time data processing, finding frequently occurring items in a set, and Hamming weight/distance counters/comparators. The book is intended to be a valuable support material for university and industrial engineering courses that involve FPGA-based circuit and system design. 264 pp. Englisch. N� de r�f. du vendeur 9783030207236

Contacter le vendeur

Acheter neuf

EUR 139,09

Autre devise

Frais de port : EUR 11

De Allemagne vers France

Destinations, frais et d�lais

Quantit� disponible : 2 disponible(s)

Ajouter au panier

Image fournie par le vendeur

FPGA-BASED Hardware Accelerators

Valery Sklyarov

Edit� par Springer International Publishing, Springer International Publishing Aug 2020, 2020

ISBN 10 : 3030207234 ISBN 13 : 9783030207236

Neuf Taschenbuch

Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Taschenbuch. Etat : Neu. Neuware -This book suggests and describes a number of fast parallel circuits for data/vector processing using FPGA-based hardware accelerators. Three primary areas are covered: searching, sorting, and counting in combinational and iterative networks. These include the application of traditional structures that rely on comparators/swappers as well as alternative networks with a variety of core elements such as adders, logical gates, and look-up tables. The iterative technique discussed in the book enables the sequential reuse of relatively large combinational blocks that execute many parallel operations with small propagation delays. For each type of network discussed, the main focus is on the step-by-step development of the architectures proposed from initial concepts to synthesizable hardware description language specifications. Each type of network is taken through several stages, including modeling the desired functionality in software, the retrieval and automatic conversion of key functions, leading to specifications for optimized hardware modules. The resulting specifications are then synthesized, implemented, and tested in FPGAs using commercial design environments and prototyping boards. The methods proposed can be used in a range of data processing applications, including traditional sorting, the extraction of maximum and minimum subsets from large data sets, communication-time data processing, finding frequently occurring items in a set, and Hamming weight/distance counters/comparators. The book is intended to be a valuable support material for university and industrial engineering courses that involve FPGA-based circuit and system design.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 264 pp. Englisch. N� de r�f. du vendeur 9783030207236

Contacter le vendeur