Articles liés à Analysis and Design of Networks-on-chip Under High...
Synopsis
This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
À propos de l?auteur
Magdy Ali El-Moursy is an Associate Professor in the Microelectronics Department of the Electronics Research Institute, Cairo, Egypt and Staff Engineer at Design Creation and Synthesis Division of Mentor Graphics Corporation, Cairo, Egypt.
Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.
Acheter D'occasion
état : Comme neufUnread, like new. Immediately dispatched...
Afficher cet article
EUR 33,78
EUR 29,90 expédition depuis Allemagne vers Etats-Unis
Destinations, frais et délaisAcheter neuf
Afficher cet article
EUR 102,89
EUR 3,42 expédition vers Etats-Unis
Destinations, frais et délaisAutres éditions populaires du même titre
Résultats de recherche pour Analysis and Design of Networks-on-chip Under High...
Image d'archives
Analysis and Design of Networks-on-Chip Under High Process Variation
Edité par
Springer, 2015
ISBN 10 : 3319257641
ISBN 13 : 9783319257648
Ancien ou d'occasion
Couverture rigide
Edition originale
Vendeur : SpringBooks, Berlin, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Hardcover. Etat : As New. 1. Auflage. Unread, like new. Immediately dispatched from Germany. N° de réf. du vendeur CEN-2312C-CENKISTE6-11-1000XS
Quantité disponible : 1 disponible(s)
Image d'archives
Analysis and Design of Networks-on-Chip Under High Process Variation
Vendeur : Lucky's Textbooks, Dallas, TX, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. N° de réf. du vendeur ABLIING23Mar3113020091906
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Analysis and Design of Networks-on-chip Under High Process Variation
Vendeur : GreatBookPrices, Columbia, MD, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. N° de réf. du vendeur 24737524-n
Quantité disponible : 15 disponible(s)
Image fournie par le vendeur
Analysis and Design of Networks-on-chip Under High Process Variation
Edité par
Springer, 2015
ISBN 10 : 3319257641
ISBN 13 : 9783319257648
Ancien ou d'occasion
Couverture rigide
Vendeur : GreatBookPrices, Columbia, MD, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : As New. Unread book in perfect condition. N° de réf. du vendeur 24737524
Quantité disponible : 15 disponible(s)
Image d'archives
Analysis and Design of Networks-on-Chip Under High Process Variation (Hardcover)
Edité par
Springer International Publishing AG, Cham, 2015
ISBN 10 : 3319257641
ISBN 13 : 9783319257648
Neuf
Couverture rigide
Edition originale
Vendeur : Grand Eagle Retail, Bensenville, IL, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Hardcover. Etat : new. Hardcover. This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Shipping may be from multiple locations in the US or from the UK, depending on stock availability. N° de réf. du vendeur 9783319257648
Quantité disponible : 1 disponible(s)
Image d'archives
Analysis and Design of Networks-on-Chip Under High Process Variation
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. In. N° de réf. du vendeur ria9783319257648_new
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Analysis and Design of Networks-on-Chip Under High Process Variation
Edité par
Springer International Publishing Dez 2015, 2015
ISBN 10 : 3319257641
ISBN 13 : 9783319257648
Neuf
Couverture rigide
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Buch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns. 164 pp. Englisch. N° de réf. du vendeur 9783319257648
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Analysis and Design of Networks-on-Chip Under High Process Variation
Edité par
Springer International Publishing, 2015
ISBN 10 : 3319257641
ISBN 13 : 9783319257648
Neuf
Couverture rigide
Vendeur : moluna, Greven, Allemagne
Évaluation du vendeur 4 sur 5 étoiles
Gebunden. Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Demonstrates the impact of process variation on Networks-on-Chipof different topologiesIncludes an overview of the synchronous clocking scheme, clockdistribution network, main building blocks in asynchronous NoC design,handshake protocols, data en. N° de réf. du vendeur 74929384
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Analysis and Design of Networks-on-Chip Under High Process Variation
ISBN 10 : 3319257641
ISBN 13 : 9783319257648
Neuf
Couverture rigide
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Buch. Etat : Neu. Neuware -This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 164 pp. Englisch. N° de réf. du vendeur 9783319257648
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Analysis and Design of Networks-on-Chip Under High Process Variation
Edité par
Springer International Publishing, 2015
ISBN 10 : 3319257641
ISBN 13 : 9783319257648
Neuf
Couverture rigide
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Buch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns. N° de réf. du vendeur 9783319257648
Quantité disponible : 1 disponible(s)