Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation: 10th International Workshop, PATMOS 2000, G??ttingen, Germany, September 13-15, 2000 Proceedings - Couverture souple

Soudris, Dimitrios; Pirsch, Peter; Barke, Erich

 
9783540410683: Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation: 10th International Workshop, PATMOS 2000, G??ttingen, Germany, September 13-15, 2000 Proceedings
Couverture souple
ISBN 10 : 3540410686 ISBN 13 : 9783540410683
Editeur : Springer, 2008

Synopsis

This book constitutes the refereed proceedings of the 10th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2000, held in Göttingen, Germany in September 2000.
The 33 revised full papers presented were carefully reviewed and selected for inclusion in the book. The papers are organized in sections on RTL power modeling, power estimation and optimization, system-level design, transistor level design, asynchronous circuit design, power efficient technologies, design of multimedia processing applications, adiabatic design and arithmetic modules, and analog-digital circuit modeling.

Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.

Éditeur
Springer
Date d'édition
2008
Langue
anglais
ISBN 10 
3540410686
ISBN 13 
9783540410683
Reliure
Broché
Nombre de pages
352
Coordonnées du fabricant
ProductSafety@springernature.com
ProductSafety@springernature.com

Tiergartenstr. 17
Heidelberg
69121
Allemagne