Articles liés à Redundant digit floating point system: Providing speed...

Redundant digit floating point system: Providing speed and flexibility - Couverture souple

Fahmy, Hossam A. H.

 
9783639188585: Redundant digit floating point system: Providing speed and flexibility
Couverture souple
ISBN 10 : 3639188586 ISBN 13 : 9783639188585
Editeur : VDM Verlag, 2009

Synopsis

A partially redundant number system is presented as an internal format for floating point arithmetic operations. The redundant number system is based on signed digits and enables carry free arithmetic operations to improve the performance. A detailed discussion of an adder and a multiplier using the proposed format is provided and the specific challenges of the designs are explained. Beside the redundancy, the proposed units include further enhancements that increase the floating point performance such as a hexadecimal based number format and a postponed rounding technique. Transistor simulation of the complete adder and multiplier confirm the performance advantage predicted by the developed analytical model. The proposed internal format and arithmetic units comply with all the rounding modes of the IEEE floating point standard.

Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.

Présentation de l'éditeur

A partially redundant number system is presented as an internal format for floating point arithmetic operations. The redundant number system is based on signed digits and enables carry free arithmetic operations to improve the performance. A detailed discussion of an adder and a multiplier using the proposed format is provided and the specific challenges of the designs are explained. Beside the redundancy, the proposed units include further enhancements that increase the floating point performance such as a hexadecimal based number format and a postponed rounding technique. Transistor simulation of the complete adder and multiplier confirm the performance advantage predicted by the developed analytical model. The proposed internal format and arithmetic units comply with all the rounding modes of the IEEE floating point standard.

Biographie de l'auteur

Hossam A. H. Fahmy earned his PhD in Electrical Engineering at Stanford University, USA in 2003. He is a tenured faculty member at Cairo University, Egypt where he leads research on computer arithmetic, computer architecture, and nanoelectronics. Dr. Fahmy is a co-founder and Chief Technical Officer of SilMinds.

Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.

Éditeur
VDM Verlag
Date d'édition
2009
Langue
anglais
ISBN 10 
3639188586
ISBN 13 
9783639188585
Reliure
Broché
Nombre de pages
148
Coordonnées du fabricant
non disponible
Personne responsable
non disponible