Articles liés à Design of Reconfigurable Decoder for SRAM: Schematic...
Design of Reconfigurable Decoder for SRAM: Schematic and layout design of 5:32 bit reconfigurable decoder - Couverture souple
Synopsis
Decoder design consists of choosing the optimal performance circuit style, providing flexibility in configuration of different sizes, sizing of transistors, adding buffers and consideration of fan outs. In this work, high speed reconfigurable decoders of different styles are analyzed for different loads of memory blocks. The power dissipation, delay, frequency & Vdd of various logic styles are analyzed. Evaluation of delay is done by changing Vdd, Speed is improved and power dissipation is minimized by a sizing technique. The memory system plays crucial role in determining optimum performance, power, speed and cost of the simple to complex machines. To improve the access time in memory system, there is requirement of configurable logic block which can be used to select rows and columns of partitioned memory blocks. In a memory for accessing and locating any random data, address decoders are used. The decoder block is contributing in access time and power consumption of memories. In this work, a reconfigurable decoder is proposed to select fewer word lines and to avoid large word line / bit line capacitance.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
À propos de l?auteur
Dr Arti Noor is woking as Associate Professor at CDAC, NOIDA. She is an alumnus of Banaras Hindi University, Varanasi. Her current interest includes VLSI circuit design and characterization. Mr. Sampath Kumar V is working with JSSATE, Noida and pursuing Ph.D with UPTU, Lucknow. Mr. Abhinav Vishnoi is working with LPU, Jalandhar, Punjab.
Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.
Acheter neuf
Afficher cet article
EUR 41,05
EUR 9,70 expédition depuis Allemagne vers France
Destinations, frais et délaisRésultats de recherche pour Design of Reconfigurable Decoder for SRAM: Schematic...
Image fournie par le vendeur
Design of Reconfigurable Decoder for SRAM
Edité par
LAP LAMBERT Academic Publishing, 2012
ISBN 10 : 3659114162
ISBN 13 : 9783659114168
Neuf
Couverture souple
Vendeur : moluna, Greven, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Noor ArtiDr Arti Noor is woking as Associate Professor at CDAC, NOIDA. She is an alumnus of Banaras Hindi University, Varanasi. Her current interest includes VLSI circuit design and characterization. Mr. Sampath Kumar V is working wi. N° de réf. du vendeur 5132313
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Design of Reconfigurable Decoder for SRAM : Schematic and layout design of 5:32 bit reconfigurable decoder
Edité par
LAP LAMBERT Academic Publishing, 2012
ISBN 10 : 3659114162
ISBN 13 : 9783659114168
Neuf
Taschenbuch
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Decoder design consists of choosing the optimal performance circuit style, providing flexibility in configuration of different sizes, sizing of transistors, adding buffers and consideration of fan outs. In this work, high speed reconfigurable decoders of different styles are analyzed for different loads of memory blocks. The power dissipation, delay, frequency & Vdd of various logic styles are analyzed. Evaluation of delay is done by changing Vdd, Speed is improved and power dissipation is minimized by a sizing technique. The memory system plays crucial role in determining optimum performance, power, speed and cost of the simple to complex machines. To improve the access time in memory system, there is requirement of configurable logic block which can be used to select rows and columns of partitioned memory blocks. In a memory for accessing and locating any random data, address decoders are used. The decoder block is contributing in access time and power consumption of memories. In this work, a reconfigurable decoder is proposed to select fewer word lines and to avoid large word line / bit line capacitance. N° de réf. du vendeur 9783659114168
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Design of Reconfigurable Decoder for SRAM
Edité par
LAP LAMBERT Academic Publishing Mai 2012, 2012
ISBN 10 : 3659114162
ISBN 13 : 9783659114168
Neuf
Taschenbuch
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Decoder design consists of choosing the optimal performance circuit style, providing flexibility in configuration of different sizes, sizing of transistors, adding buffers and consideration of fan outs. In this work, high speed reconfigurable decoders of different styles are analyzed for different loads of memory blocks. The power dissipation, delay, frequency & Vdd of various logic styles are analyzed. Evaluation of delay is done by changing Vdd, Speed is improved and power dissipation is minimized by a sizing technique. The memory system plays crucial role in determining optimum performance, power, speed and cost of the simple to complex machines. To improve the access time in memory system, there is requirement of configurable logic block which can be used to select rows and columns of partitioned memory blocks. In a memory for accessing and locating any random data, address decoders are used. The decoder block is contributing in access time and power consumption of memories. In this work, a reconfigurable decoder is proposed to select fewer word lines and to avoid large word line / bit line capacitance. 96 pp. Englisch. N° de réf. du vendeur 9783659114168
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Design of Reconfigurable Decoder for SRAM
Edité par
LAP LAMBERT Academic Publishing Mai 2012, 2012
ISBN 10 : 3659114162
ISBN 13 : 9783659114168
Neuf
Taschenbuch
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. Neuware -Decoder design consists of choosing the optimal performance circuit style, providing flexibility in configuration of different sizes, sizing of transistors, adding buffers and consideration of fan outs. In this work, high speed reconfigurable decoders of different styles are analyzed for different loads of memory blocks. The power dissipation, delay, frequency & Vdd of various logic styles are analyzed. Evaluation of delay is done by changing Vdd, Speed is improved and power dissipation is minimized by a sizing technique. The memory system plays crucial role in determining optimum performance, power, speed and cost of the simple to complex machines. To improve the access time in memory system, there is requirement of configurable logic block which can be used to select rows and columns of partitioned memory blocks. In a memory for accessing and locating any random data, address decoders are used. The decoder block is contributing in access time and power consumption of memories. In this work, a reconfigurable decoder is proposed to select fewer word lines and to avoid large word line / bit line capacitance.Books on Demand GmbH, Überseering 33, 22297 Hamburg 96 pp. Englisch. N° de réf. du vendeur 9783659114168
Quantité disponible : 2 disponible(s)
Image d'archives
Design of Reconfigurable Decoder for SRAM: Schematic and layout design of 5:32 bit reconfigurable decoder
Edité par
LAP LAMBERT Academic Publishing, 2012
ISBN 10 : 3659114162
ISBN 13 : 9783659114168
Ancien ou d'occasion
Paperback
Vendeur : Mispah books, Redhill, SURRE, Royaume-Uni
Évaluation du vendeur 4 sur 5 étoiles
Paperback. Etat : Like New. Like New. book. N° de réf. du vendeur ERICA79636591141626
Quantité disponible : 1 disponible(s)