Modeling and Simulation of ARM Processor Architecture: Using SystemC - Couverture souple

Limachia, Mitesh; Kothari, Nikhil

 
9783659120886: Modeling and Simulation of ARM Processor Architecture: Using SystemC
Couverture souple
ISBN 10 : 365912088X ISBN 13 : 9783659120886
Editeur : LAP LAMBERT Academic Publishing, 2012

Synopsis

A software model of processor core created using HDL can serve as the master device to verify functionalities of various slave devices. The hard model available from the manufacture may not be flexible & compatible with the software platform for the verifications. This book presents ARM Cortex- M3 processor model generated with the help of a modeling and verification tool like SystemC having inbuilt functions to reduce coding complexity. ARM Cortex – M3 is a 32-bit RISC processor based on Thumb-2 core technology, which enhances performance with higher code densities. Increasing demand of high-end embedded applications such as mobile phones with space, power and cost constraints prefer RISC architecture against CISC. ARM architecture has made instructions simpler with fixed- length and easy pipelining in order to achieve single clock cycle throughput even at higher frequencies.

Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.

Présentation de l'éditeur

A software model of processor core created using HDL can serve as the master device to verify functionalities of various slave devices. The hard model available from the manufacture may not be flexible & compatible with the software platform for the verifications. This book presents ARM Cortex- M3 processor model generated with the help of a modeling and verification tool like SystemC having inbuilt functions to reduce coding complexity. ARM Cortex – M3 is a 32-bit RISC processor based on Thumb-2 core technology, which enhances performance with higher code densities. Increasing demand of high-end embedded applications such as mobile phones with space, power and cost constraints prefer RISC architecture against CISC. ARM architecture has made instructions simpler with fixed- length and easy pipelining in order to achieve single clock cycle throughput even at higher frequencies.

Biographie de l'auteur

Prof. Mitesh Limachia (Asst. Prof., Dept. of Electronics & Comm. Eng., D. D. University, Nadiad, India) received the M.E. degree from D. D. University, Nadiad. His areas of interest are low power VLSI designs and embedded systems. Dr. Nikhil Kothari (Professor & Head of Dept.) is working in the area of network protocols, besides embedded systems.

Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.

Éditeur
LAP LAMBERT Academic Publishing
Date d'édition
2012
Langue
anglais
ISBN 10 
365912088X
ISBN 13 
9783659120886
Reliure
Broché
Nombre de pages
156
Coordonnées du fabricant
non disponible
Personne responsable
KreGa Onlinehandel GmbH
4950000000000
info@krega-onlinehandel.de

Birkenweg 31
Brakel
33034
Allemagne