Advanced AES Core: Emulation of verilog HDL into FPGA core - Couverture souple

Walunjkar, Mahesh; Jadhav, Ashish; Kumbhar, Mahesh

 
9783659161803: Advanced AES Core: Emulation of verilog HDL into FPGA core

Synopsis

This book emphasized on FPGA design to develop AES CORE using verilog HDL. Mainly the work focus on 5 modules like, key generation, shift rows, mix columns, xoring module and top module- integration. All these modules are authorized in verilog HDL language. The key generation module generates required keys from the given key. The left circular shift operation is performed by shift rows. The mix columns perform the matrix multiplication with constant matrix. Xoring module specifies the xoring the text data with the key. The top module indicates the integration of all modules and it is treated as the AES Core. Prior to AES, Data Encryption Standard (DES) is a widely used method of data encryption using a private (secret) key that was so difficult to break. With the Triple DES implementation of DES, there are 5.1 * 10^33 or more possible encryption keys that can be used.

Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.

Présentation de l'éditeur

This book emphasized on FPGA design to develop AES CORE using verilog HDL. Mainly the work focus on 5 modules like, key generation, shift rows, mix columns, xoring module and top module- integration. All these modules are authorized in verilog HDL language. The key generation module generates required keys from the given key. The left circular shift operation is performed by shift rows. The mix columns perform the matrix multiplication with constant matrix. Xoring module specifies the xoring the text data with the key. The top module indicates the integration of all modules and it is treated as the AES Core. Prior to AES, Data Encryption Standard (DES) is a widely used method of data encryption using a private (secret) key that was so difficult to break. With the Triple DES implementation of DES, there are 5.1 * 10^33 or more possible encryption keys that can be used.

Biographie de l'auteur

M.Tech Electronics Communication EngineeringLecturer, Shree Vithal Education And Research Institute COEP,Pandharpur

Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.