AMBA AXI-04 is an IP protocol which supports 16, masters and slaves interfacing. AMBA AXI-04 system consists of master, slave and interconnect. The system consists of five channels namely write address channel, write data channel, read address channel, read data channel, and write response channel. The AXI-04 update to AXI-03 includes the following: support for burst lengths up to 256 beats, updated write response requirements, removal of locked transactions and AXI-04 also includes information on the interoperability of components. The work aims to design master, slave and interconnect modules according to AMBA AXI-04 protocol, modelled in Verilog HDL. The simulation results for read and write operation of address and data are shown in VCS tool. The master and slave components have an interface with the test layer which provides necessary stimulus. This test layer is built exclusively to initiate the transaction and provide the meaningful inputs to master and slave. The operating frequency is set to 100MHz. Two test cases are run to perform multiple read and multiple write operations. To perform single read operation the module takes 160ns and for single write operation 565ns.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
AMBA AXI-04 is an IP protocol which supports 16, masters and slaves interfacing. AMBA AXI-04 system consists of master, slave and interconnect. The system consists of five channels namely write address channel, write data channel, read address channel, read data channel, and write response channel. The AXI-04 update to AXI-03 includes the following: support for burst lengths up to 256 beats, updated write response requirements, removal of locked transactions and AXI-04 also includes information on the interoperability of components. The work aims to design master, slave and interconnect modules according to AMBA AXI-04 protocol, modelled in Verilog HDL. The simulation results for read and write operation of address and data are shown in VCS tool. The master and slave components have an interface with the test layer which provides necessary stimulus. This test layer is built exclusively to initiate the transaction and provide the meaningful inputs to master and slave. The operating frequency is set to 100MHz. Two test cases are run to perform multiple read and multiple write operations. To perform single read operation the module takes 160ns and for single write operation 565ns.
Shaila S Math received M.Tech degree in VLSI from Visvesvaraya Technological University, India. She has published one national, international journal, and a IEEE conference paper. She is currently working as Assistant Professor in BMS Institute of Technology, Bangalore, India. She has been awarded with student IEEE membership as a best student.
Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.
EUR 9,70 expédition depuis Allemagne vers France
Destinations, frais et délaisVendeur : moluna, Greven, Allemagne
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Math Shaila S.Shaila S Math received M.Tech degree in VLSI from Visvesvaraya Technological University, India. She has published one national, international journal, and a IEEE conference paper. She is currently working as Assistant P. N° de réf. du vendeur 5137298
Quantité disponible : Plus de 20 disponibles
Vendeur : Revaluation Books, Exeter, Royaume-Uni
Paperback. Etat : Brand New. 116 pages. 8.66x5.91x0.27 inches. In Stock. N° de réf. du vendeur __3659177903
Quantité disponible : 1 disponible(s)
Vendeur : Revaluation Books, Exeter, Royaume-Uni
Paperback. Etat : Brand New. 116 pages. 8.66x5.91x0.27 inches. In Stock. N° de réf. du vendeur 3659177903
Quantité disponible : 1 disponible(s)
Vendeur : dsmbooks, Liverpool, Royaume-Uni
paperback. Etat : New. New. book. N° de réf. du vendeur D8S0-3-M-3659177903-6
Quantité disponible : 1 disponible(s)