Articles liés à Response Data Compression Techniques in Digital Circuit...

Response Data Compression Techniques in Digital Circuit Testing: Study and Evaluation - Couverture souple

 
9783659239618: Response Data Compression Techniques in Digital Circuit Testing: Study and Evaluation

Synopsis

Today, digital logic circuits are essential embedded parts of devices that are critically important due to impact on public safety. Such devices include transportation, human implants and critical systems’ management where Fault-Tolerant (FT) concept is the bottom line. To implement the concept of FT it is essential to test the system accurately to measure all the critical parameters of a dependable system. Challenges of testing has become more difficult due to ubiquitous and complexity of digital systems. Exhaustive testing is impossible and ATEs are not commonly affordable that led to the design concepts of DFT and BIST techniques. Due to the problems of storing huge response data the data compression techniques (RDC) like One's Count, Transition Count, Syndrome Testing, Walsh Spectra Coefficients, Signature Analysis, etc. are used in practicing testing. However, the problems of Aliasing are inevitable in RDC techniques. Embodied in this book is the study and evaluations of the effectiveness of various RDC techniques while applied individually. The results of extended study and evaluations of combinations of different RDC techniques are also part of the contents of the book.

Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.

Présentation de l'éditeur

Today, digital logic circuits are essential embedded parts of devices that are critically important due to impact on public safety. Such devices include transportation, human implants and critical systems’ management where Fault-Tolerant (FT) concept is the bottom line. To implement the concept of FT it is essential to test the system accurately to measure all the critical parameters of a dependable system. Challenges of testing has become more difficult due to ubiquitous and complexity of digital systems. Exhaustive testing is impossible and ATEs are not commonly affordable that led to the design concepts of DFT and BIST techniques. Due to the problems of storing huge response data the data compression techniques (RDC) like One's Count, Transition Count, Syndrome Testing, Walsh Spectra Coefficients, Signature Analysis, etc. are used in practicing testing. However, the problems of Aliasing are inevitable in RDC techniques. Embodied in this book is the study and evaluations of the effectiveness of various RDC techniques while applied individually. The results of extended study and evaluations of combinations of different RDC techniques are also part of the contents of the book.

Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.

Acheter neuf

Afficher cet article
EUR 45,45

Autre devise

EUR 9,70 expédition depuis Allemagne vers France

Destinations, frais et délais

Résultats de recherche pour Response Data Compression Techniques in Digital Circuit...

Image fournie par le vendeur

Jaber Al-Balushi|Afaq Ahmad
ISBN 10 : 3659239615 ISBN 13 : 9783659239618
Neuf Couverture souple
impression à la demande

Vendeur : moluna, Greven, Allemagne

Évaluation du vendeur 5 sur 5 étoiles Evaluation 5 étoiles, En savoir plus sur les évaluations des vendeurs

Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Al-Balushi JaberJ. AlBalushi holds ME, BEA. Ahmad is currently with Sultan Qaboos University in Oman, holds PhD, MScEng, BScEng degrees and a PG diploma. With over 36 years of professional experience with universities and industrie. N° de réf. du vendeur 5142220

Contacter le vendeur

Acheter neuf

EUR 45,45
Autre devise
Frais de port : EUR 9,70
De Allemagne vers France
Destinations, frais et délais

Quantité disponible : Plus de 20 disponibles

Ajouter au panier

Image fournie par le vendeur

Jaber Al-Balushi
ISBN 10 : 3659239615 ISBN 13 : 9783659239618
Neuf Taschenbuch
impression à la demande

Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne

Évaluation du vendeur 5 sur 5 étoiles Evaluation 5 étoiles, En savoir plus sur les évaluations des vendeurs

Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Today, digital logic circuits are essential embedded parts of devices that are critically important due to impact on public safety. Such devices include transportation, human implants and critical systems' management where Fault-Tolerant (FT) concept is the bottom line. To implement the concept of FT it is essential to test the system accurately to measure all the critical parameters of a dependable system. Challenges of testing has become more difficult due to ubiquitous and complexity of digital systems. Exhaustive testing is impossible and ATEs are not commonly affordable that led to the design concepts of DFT and BIST techniques. Due to the problems of storing huge response data the data compression techniques (RDC) like One's Count, Transition Count, Syndrome Testing, Walsh Spectra Coefficients, Signature Analysis, etc. are used in practicing testing. However, the problems of Aliasing are inevitable in RDC techniques. Embodied in this book is the study and evaluations of the effectiveness of various RDC techniques while applied individually. The results of extended study and evaluations of combinations of different RDC techniques are also part of the contents of the book. 96 pp. Englisch. N° de réf. du vendeur 9783659239618

Contacter le vendeur

Acheter neuf

EUR 49,90
Autre devise
Frais de port : EUR 11
De Allemagne vers France
Destinations, frais et délais

Quantité disponible : 2 disponible(s)

Ajouter au panier

Image fournie par le vendeur

Jaber Al-Balushi
ISBN 10 : 3659239615 ISBN 13 : 9783659239618
Neuf Taschenbuch
impression à la demande

Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne

Évaluation du vendeur 5 sur 5 étoiles Evaluation 5 étoiles, En savoir plus sur les évaluations des vendeurs

Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Today, digital logic circuits are essential embedded parts of devices that are critically important due to impact on public safety. Such devices include transportation, human implants and critical systems' management where Fault-Tolerant (FT) concept is the bottom line. To implement the concept of FT it is essential to test the system accurately to measure all the critical parameters of a dependable system. Challenges of testing has become more difficult due to ubiquitous and complexity of digital systems. Exhaustive testing is impossible and ATEs are not commonly affordable that led to the design concepts of DFT and BIST techniques. Due to the problems of storing huge response data the data compression techniques (RDC) like One's Count, Transition Count, Syndrome Testing, Walsh Spectra Coefficients, Signature Analysis, etc. are used in practicing testing. However, the problems of Aliasing are inevitable in RDC techniques. Embodied in this book is the study and evaluations of the effectiveness of various RDC techniques while applied individually. The results of extended study and evaluations of combinations of different RDC techniques are also part of the contents of the book. N° de réf. du vendeur 9783659239618

Contacter le vendeur

Acheter neuf

EUR 54,90
Autre devise
Frais de port : EUR 10,99
De Allemagne vers France
Destinations, frais et délais

Quantité disponible : 1 disponible(s)

Ajouter au panier

Image fournie par le vendeur

Jaber Al-Balushi
ISBN 10 : 3659239615 ISBN 13 : 9783659239618
Neuf Taschenbuch
impression à la demande

Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne

Évaluation du vendeur 5 sur 5 étoiles Evaluation 5 étoiles, En savoir plus sur les évaluations des vendeurs

Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -Today, digital logic circuits are essential embedded parts of devices that are critically important due to impact on public safety. Such devices include transportation, human implants and critical systems¿ management where Fault-Tolerant (FT) concept is the bottom line. To implement the concept of FT it is essential to test the system accurately to measure all the critical parameters of a dependable system. Challenges of testing has become more difficult due to ubiquitous and complexity of digital systems. Exhaustive testing is impossible and ATEs are not commonly affordable that led to the design concepts of DFT and BIST techniques. Due to the problems of storing huge response data the data compression techniques (RDC) like One's Count, Transition Count, Syndrome Testing, Walsh Spectra Coefficients, Signature Analysis, etc. are used in practicing testing. However, the problems of Aliasing are inevitable in RDC techniques. Embodied in this book is the study and evaluations of the effectiveness of various RDC techniques while applied individually. The results of extended study and evaluations of combinations of different RDC techniques are also part of the contents of the book.Books on Demand GmbH, Überseering 33, 22297 Hamburg 96 pp. Englisch. N° de réf. du vendeur 9783659239618

Contacter le vendeur

Acheter neuf

EUR 54,90
Autre devise
Frais de port : EUR 15
De Allemagne vers France
Destinations, frais et délais

Quantité disponible : 1 disponible(s)

Ajouter au panier