The current process technologies are able to integrate billions of transistors on a single chip and the density of integration is even increasing. To effectively utilize the continuous increase in on-chip area there is a trend towards integration of more and more processing elements e.g. general-purpose processors, DSPs, memories, ASICs, reconfigurable hardware and custom hardware onto a single chip. The continuous increasing demand in number of on-chip resources has lead the SoC researchers to design scalable, modular and efficient on-chip communication infrastructures known as networks on chip (NoC). Design and selection of appropriate architecture, routing algorithm, router micro-architecture and mapping techniques for on-chip communication has a key role in the design and implementation of the complete platform for NoC. This book contributes by presenting two simulation models and then applying these models on some proposed generic as well as application specific efficient, scalable and optimized architectures & routing algorithms for on-chip communication.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Sheraz Anjum, PhD: Microelectronics and Solid-State Electronics from Institute of Microelectronics, Graduate University of Chinese Academy of Sciences, Beijing, China. Associate Professor at the Department of Electrical Engineering, COMSATS Institute of Information Technology, Wah Cantt Pakistan.
Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The current process technologies are able to integrate billions of transistors on a single chip and the density of integration is even increasing. To effectively utilize the continuous increase in on-chip area there is a trend towards integration of more and more processing elements e.g. general-purpose processors, DSPs, memories, ASICs, reconfigurable hardware and custom hardware onto a single chip. The continuous increasing demand in number of on-chip resources has lead the SoC researchers to design scalable, modular and efficient on-chip communication infrastructures known as networks on chip (NoC). Design and selection of appropriate architecture, routing algorithm, router micro-architecture and mapping techniques for on-chip communication has a key role in the design and implementation of the complete platform for NoC. This book contributes by presenting two simulation models and then applying these models on some proposed generic as well as application specific efficient, scalable and optimized architectures & routing algorithms for on-chip communication. 108 pp. Englisch. N° de réf. du vendeur 9783659383823
Quantité disponible : 2 disponible(s)
Vendeur : moluna, Greven, Allemagne
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Anjum SherazSheraz Anjum, PhD: Microelectronics and Solid-State Electronics from Institute of Microelectronics, Graduate University of Chinese Academy of Sciences, Beijing, China. Associate Professor at the Department of Electrical . N° de réf. du vendeur 5152648
Quantité disponible : Plus de 20 disponibles
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The current process technologies are able to integrate billions of transistors on a single chip and the density of integration is even increasing. To effectively utilize the continuous increase in on-chip area there is a trend towards integration of more and more processing elements e.g. general-purpose processors, DSPs, memories, ASICs, reconfigurable hardware and custom hardware onto a single chip. The continuous increasing demand in number of on-chip resources has lead the SoC researchers to design scalable, modular and efficient on-chip communication infrastructures known as networks on chip (NoC). Design and selection of appropriate architecture, routing algorithm, router micro-architecture and mapping techniques for on-chip communication has a key role in the design and implementation of the complete platform for NoC. This book contributes by presenting two simulation models and then applying these models on some proposed generic as well as application specific efficient, scalable and optimized architectures & routing algorithms for on-chip communication. N° de réf. du vendeur 9783659383823
Quantité disponible : 1 disponible(s)
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -The current process technologies are able to integrate billions of transistors on a single chip and the density of integration is even increasing. To effectively utilize the continuous increase in on-chip area there is a trend towards integration of more and more processing elements e.g. general-purpose processors, DSPs, memories, ASICs, reconfigurable hardware and custom hardware onto a single chip. The continuous increasing demand in number of on-chip resources has lead the SoC researchers to design scalable, modular and efficient on-chip communication infrastructures known as networks on chip (NoC). Design and selection of appropriate architecture, routing algorithm, router micro-architecture and mapping techniques for on-chip communication has a key role in the design and implementation of the complete platform for NoC. This book contributes by presenting two simulation models and then applying these models on some proposed generic as well as application specific efficient, scalable and optimized architectures & routing algorithms for on-chip communication.Books on Demand GmbH, Überseering 33, 22297 Hamburg 108 pp. Englisch. N° de réf. du vendeur 9783659383823
Quantité disponible : 1 disponible(s)
Vendeur : preigu, Osnabrück, Allemagne
Taschenbuch. Etat : Neu. Modeling and Evaluation of Networks on Chip | Sheraz Anjum | Taschenbuch | 108 S. | Englisch | 2013 | LAP LAMBERT Academic Publishing | EAN 9783659383823 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu. N° de réf. du vendeur 105964151
Quantité disponible : 5 disponible(s)
Vendeur : Mispah books, Redhill, SURRE, Royaume-Uni
Paperback. Etat : Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book. N° de réf. du vendeur ERICA75836593838216
Quantité disponible : 1 disponible(s)