Articles liés à Dual Core RISC Processor with configurable hardware...
Synopsis
This book proposes design and architecture of a dynamically scalable dual-core pipelined processor. Methodology of the design is the core fusion of two processors where two independent cores can dynamically morph into a larger processing unit, or they can be used as distinct processing elements to achieve high sequential performance and high parallel performance. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually. Performance is improved in this mode due to the parallel execution of instructions in both the cores at the cost of area. In mode2, both the processing cores are coupled and behave like single, high data width processing unit, i.e., can perform 32-bit operation. Additional core-to-core communication is needed to realise this mode. The mode can switch dynamically; therefore, this processor can provide multifunction with single design. Design and verification of processor has been done successfully using Verilog on Xilinx 14.1 platform. The processor is verified in both simulation and synthesis with the help of test programs.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Acheter neuf
Afficher cet article
EUR 38,01
EUR 4,62 expédition depuis Royaume-Uni vers France
Destinations, frais et délaisRésultats de recherche pour Dual Core RISC Processor with configurable hardware...
Image d'archives
Dual Core RISC Processor with configurable hardware using VERILOG
Edité par
LAP LAMBERT Academic Publishing, 2015
ISBN 10 : 3659417882
ISBN 13 : 9783659417887
Neuf
Couverture souple
Vendeur : Ria Christie Collections, Uxbridge, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. In. N° de réf. du vendeur ria9783659417887_new
Quantité disponible : Plus de 20 disponibles
Image d'archives
Dual Core RISC Processor with configurable hardware using VERILOG
Edité par
LAP LAMBERT Academic Publishing, 2015
ISBN 10 : 3659417882
ISBN 13 : 9783659417887
Neuf
PAP
Vendeur : PBShop.store US, Wood Dale, IL, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
PAP. Etat : New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. N° de réf. du vendeur L0-9783659417887
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Dual Core RISC Processor with configurable hardware using VERILOG
Edité par
LAP LAMBERT Academic Publishing, 2015
ISBN 10 : 3659417882
ISBN 13 : 9783659417887
Neuf
Couverture souple
Vendeur : moluna, Greven, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Kumar NishantI have done my M.Tech from NIT Bhopal and B.Tech with HONOURS from RTU Kota.At Present I am working on GPU(Graphical Processor Unit).My research area is VLSI architecture and image processingThis book proposes design. N° de réf. du vendeur 24857071
Quantité disponible : Plus de 20 disponibles
Image d'archives
Dual Core RISC Processor with configurable hardware using VERILOG
Edité par
LAP LAMBERT Academic Publishing, 2015
ISBN 10 : 3659417882
ISBN 13 : 9783659417887
Neuf
PAP
Vendeur : PBShop.store UK, Fairford, GLOS, Royaume-Uni
Évaluation du vendeur 5 sur 5 étoiles
PAP. Etat : New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. N° de réf. du vendeur L0-9783659417887
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Dual Core RISC Processor with configurable hardware using VERILOG
Edité par
LAP LAMBERT Academic Publishing Apr 2015, 2015
ISBN 10 : 3659417882
ISBN 13 : 9783659417887
Neuf
Taschenbuch
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book proposes design and architecture of a dynamically scalable dual-core pipelined processor. Methodology of the design is the core fusion of two processors where two independent cores can dynamically morph into a larger processing unit, or they can be used as distinct processing elements to achieve high sequential performance and high parallel performance. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually. Performance is improved in this mode due to the parallel execution of instructions in both the cores at the cost of area. In mode2, both the processing cores are coupled and behave like single, high data width processing unit, i.e., can perform 32-bit operation. Additional core-to-core communication is needed to realise this mode. The mode can switch dynamically; therefore, this processor can provide multifunction with single design. Design and verification of processor has been done successfully using Verilog on Xilinx 14.1 platform. The processor is verified in both simulation and synthesis with the help of test programs. 68 pp. Englisch. N° de réf. du vendeur 9783659417887
Quantité disponible : 2 disponible(s)
Image d'archives
Dual Core RISC Processor with configurable hardware using VERILOG
Edité par
LAP LAMBERT Academic Publishing, 2015
ISBN 10 : 3659417882
ISBN 13 : 9783659417887
Neuf
Couverture souple
Vendeur : California Books, Miami, FL, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. N° de réf. du vendeur I-9783659417887
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Dual Core RISC Processor with configurable hardware using VERILOG
Edité par
LAP LAMBERT Academic Publishing, 2015
ISBN 10 : 3659417882
ISBN 13 : 9783659417887
Neuf
Taschenbuch
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This book proposes design and architecture of a dynamically scalable dual-core pipelined processor. Methodology of the design is the core fusion of two processors where two independent cores can dynamically morph into a larger processing unit, or they can be used as distinct processing elements to achieve high sequential performance and high parallel performance. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually. Performance is improved in this mode due to the parallel execution of instructions in both the cores at the cost of area. In mode2, both the processing cores are coupled and behave like single, high data width processing unit, i.e., can perform 32-bit operation. Additional core-to-core communication is needed to realise this mode. The mode can switch dynamically; therefore, this processor can provide multifunction with single design. Design and verification of processor has been done successfully using Verilog on Xilinx 14.1 platform. The processor is verified in both simulation and synthesis with the help of test programs. N° de réf. du vendeur 9783659417887
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Dual Core RISC Processor with configurable hardware using VERILOG
Edité par
LAP LAMBERT Academic Publishing Apr 2015, 2015
ISBN 10 : 3659417882
ISBN 13 : 9783659417887
Neuf
Taschenbuch
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book proposes design and architecture of a dynamically scalable dual-core pipelined processor. Methodology of the design is the core fusion of two processors where two independent cores can dynamically morph into a larger processing unit, or they can be used as distinct processing elements to achieve high sequential performance and high parallel performance. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually. Performance is improved in this mode due to the parallel execution of instructions in both the cores at the cost of area. In mode2, both the processing cores are coupled and behave like single, high data width processing unit, i.e., can perform 32-bit operation. Additional core-to-core communication is needed to realise this mode. The mode can switch dynamically; therefore, this processor can provide multifunction with single design. Design and verification of processor has been done successfully using Verilog on Xilinx 14.1 platform. The processor is verified in both simulation and synthesis with the help of test programs.Books on Demand GmbH, Überseering 33, 22297 Hamburg 68 pp. Englisch. N° de réf. du vendeur 9783659417887
Quantité disponible : 1 disponible(s)
Image d'archives
Dual Core RISC Processor with configurable hardware using VERILOG
Edité par
LAP LAMBERT Academic Publishing, 2015
ISBN 10 : 3659417882
ISBN 13 : 9783659417887
Neuf
Couverture souple
Vendeur : Lucky's Textbooks, Dallas, TX, Etats-Unis
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. N° de réf. du vendeur ABLIING23Mar3113020284851
Quantité disponible : Plus de 20 disponibles