Reconfigurable Transform Architecture for Multiple Video Codecs: Implementation of a low cost unified integer DCT architecture for four video codec: AVS, VC-1, H.264/AVC and HEVC - Couverture souple

Martuza, Muhammad Ali; Wahid, Khan

 
9783659480560: Reconfigurable Transform Architecture for Multiple Video Codecs: Implementation of a low cost unified integer DCT architecture for four video codec: AVS, VC-1, H.264/AVC and HEVC
Couverture souple
ISBN 10 : 3659480568 ISBN 13 : 9783659480560
Editeur : LAP LAMBERT Academic Publishing, 2013

Synopsis

This book presents a cost-shared architecture to compute multiple integer discrete cosine transform (Int-DCT) of four video codecs: AVS, VC-1, H.264/AVC and HEVC (under development). Based on the symmetric structure of the matrices and the similarity in matrix operation, we develop a generalized ‘‘decompose and share’’ algorithm to compute both 4x4 and 8x8 Int-DCT. The algorithm is later applied to the video codecs. The hardware share approach ensures maximum circuit reuse during the computation. The architecture is designed with only adders and shifters to reduce the hardware cost significantly. The design is implemented on FPGA and later synthesized in CMOS 0.18um technology. The results show significant reduction in hardware cost and meet the requirements of real time video coding applications.

Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.

Présentation de l'éditeur

This book presents a cost-shared architecture to compute multiple integer discrete cosine transform (Int-DCT) of four video codecs: AVS, VC-1, H.264/AVC and HEVC (under development). Based on the symmetric structure of the matrices and the similarity in matrix operation, we develop a generalized ‘‘decompose and share’’ algorithm to compute both 4x4 and 8x8 Int-DCT. The algorithm is later applied to the video codecs. The hardware share approach ensures maximum circuit reuse during the computation. The architecture is designed with only adders and shifters to reduce the hardware cost significantly. The design is implemented on FPGA and later synthesized in CMOS 0.18um technology. The results show significant reduction in hardware cost and meet the requirements of real time video coding applications.

Biographie de l'auteur

Muhammad A. Martuza pursued his B.Sc. in ETE from North South University, Bangladesh (2009) and M.Sc. in ECE from University of Saskatchewan (2012). He is now conducting research on thin film transistors at University of Waterloo as PhD candidate. His field of interests are nano-scale semiconductor device fabrication and real-time VLSI systems.

Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.

Éditeur
LAP LAMBERT Academic Publishing
Date d'édition
2013
Langue
anglais
ISBN 10 
3659480568
ISBN 13 
9783659480560
Reliure
Broché
Nombre de pages
80
Coordonnées du fabricant
non disponible
Personne responsable
KreGa Onlinehandel GmbH
4950000000000
info@krega-onlinehandel.de

Birkenweg 31
Brakel
33034
Allemagne