Articles liés à Effective Utilization of Buffers in 802.11 based WLAN

Effective Utilization of Buffers in 802.11 based WLAN - Couverture souple

Devana, Rajeshwari

 
9783659522161: Effective Utilization of Buffers in 802.11 based WLAN

Synopsis

The main objective of this paper is to give high performance gain in order to achieve high throughput with less delay. In communication networks, buffers are used to accommodate short term packet bursts so as to less packet drops and to maintain high efficiency. Sizing buffers in wireless networks has fundamental issues arise when compared with wired, which leads to packet service times at different stations in WLANs being strongly coupled. We demonstrate that The use of fixed size buffers in 802.11 networks inevitably leads to either undesirable channel under-utilization or unnecessary high delays. We present two novel dynamic buffer sizing algorithms. The major presentation associated with the use of fixed size buffers in 802.11 WLANs and present dynamic buffer sizing algorithms that achieve significant performance gains and how the utility of proposed algorithm gives simulation results.

Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.

Présentation de l'éditeur

The main objective of this paper is to give high performance gain in order to achieve high throughput with less delay. In communication networks, buffers are used to accommodate short term packet bursts so as to less packet drops and to maintain high efficiency. Sizing buffers in wireless networks has fundamental issues arise when compared with wired, which leads to packet service times at different stations in WLANs being strongly coupled. We demonstrate that The use of fixed size buffers in 802.11 networks inevitably leads to either undesirable channel under-utilization or unnecessary high delays. We present two novel dynamic buffer sizing algorithms. The major presentation associated with the use of fixed size buffers in 802.11 WLANs and present dynamic buffer sizing algorithms that achieve significant performance gains and how the utility of proposed algorithm gives simulation results.

Biographie de l'auteur

Ms.D.N.Rajeswari received her M.Tech Degree from VIGNAN UNIVERITY and B.Tech from JNTU-KAKINADA. She had published many papers in reputed Journals and presented her papers in International conferences too.She had stood as an Academic topper for Post Graduation.Currently she is working as an Assistant.Professor in Andhra Loyola College.

Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.