Articles liés à Study and Analysis of Vedic Multipler and 16 Bit Arithmatic...
Synopsis
This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Présentation de l'éditeur
This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier.
Biographie de l'auteur
Dr K.L.Baishnab obtained his BE from (Regional Enginnering College Silchar) (presently National Institute of Technology Silchar INDIA) in the year 1995. M.Tech from Indian Institute of Technology kharagpur (INDIA) in the year 2004. PhD from NIT Silchar 2013.He is currently working as a Asst professor in ECE dept NIT Silchar (INDIA).
Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.
- ÉditeurLAP LAMBERT Academic Publishing
- Date d'édition2014
- ISBN 10 3659613924
- ISBN 13 9783659613920
- ReliureBroché
- Langueanglais
- Nombre de pages92
- Coordonnées du fabricantnon disponible
Acheter neuf
Afficher cet article
EUR 45,45
EUR 9,70 expédition depuis Allemagne vers France
Destinations, frais et délaisRésultats de recherche pour Study and Analysis of Vedic Multipler and 16 Bit Arithmatic...
Image fournie par le vendeur
Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit
Edité par
LAP LAMBERT Academic Publishing, 2014
ISBN 10 : 3659613924
ISBN 13 : 9783659613920
Neuf
Couverture souple
Vendeur : moluna, Greven, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Baishnab Krishna LalDr K.L.Baishnab obtained his BE from (Regional Enginnering College Silchar) (presently National Institute of Technology Silchar INDIA) in the year 1995. M.Tech from Indian Institute of Technology kharagpur (INDIA). N° de réf. du vendeur 5168421
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit
Edité par
LAP LAMBERT Academic Publishing Okt 2014, 2014
ISBN 10 : 3659613924
ISBN 13 : 9783659613920
Neuf
Taschenbuch
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier. 92 pp. Englisch. N° de réf. du vendeur 9783659613920
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit
Edité par
LAP LAMBERT Academic Publishing, 2014
ISBN 10 : 3659613924
ISBN 13 : 9783659613920
Neuf
Taschenbuch
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier. N° de réf. du vendeur 9783659613920
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit
Edité par
LAP LAMBERT Academic Publishing Okt 2014, 2014
ISBN 10 : 3659613924
ISBN 13 : 9783659613920
Neuf
Taschenbuch
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -This study is based on design and implementation of a 16 bit Arithmetic module, which uses Vedic Mathematics algorithms.The Arithmetic module has been designed which employs these Vedic multiplier and MAC units for its operation. Logic verification of these modules has been done by using Modelsim 6.5. Further, the whole design of Arithmetic module has been realised on Xilinx Spartan 3E tools. The synthesis results show that the computation time for calculating the product of 16x16 bits is 10.148 ns, while for the MAC operation is 11.151 ns. The maximum combinational delay for the Arithmetic module is 15.749 ns. Another Model of Vedic Multiplier is proposed by using compressor adder for 8 bit and 16 bit Multiplication that has improved the performance of Multiplier.Books on Demand GmbH, Überseering 33, 22297 Hamburg 92 pp. Englisch. N° de réf. du vendeur 9783659613920
Quantité disponible : 1 disponible(s)
Image d'archives
Study and Analysis of Vedic Multipler and 16 Bit Arithmatic Unit
Edité par
LAP LAMBERT Academic Publishing, 2014
ISBN 10 : 3659613924
ISBN 13 : 9783659613920
Neuf
paperback
Vendeur : dsmbooks, Liverpool, Royaume-Uni
Évaluation du vendeur 4 sur 5 étoiles
paperback. Etat : New. New. book. N° de réf. du vendeur D8S0-3-M-3659613924-6
Quantité disponible : 1 disponible(s)