Articles liés à Memory Subsystem in Multicore Architectures: Design...
Memory Subsystem in Multicore Architectures: Design and analysis of a coherent memory subsystem for FPGA-based multicore embedded systems - Couverture souple
Synopsis
Cache coherency and memory consistency are of the most decisive and challenging issues in the design of shared-memory multi-core systems that influence both the correctness and performance of parallel programs. In this book, we identify and analyze the problem of designing a coherent/consistent memory subsystem in general and then focus on FPGA-based multi-core embedded systems containing general purpose CPU's and dedicated hardware accelerators. We narrow down the range of the problem by targeting only the stream-based applications and developing dedicated application-specific solutions. A flexible Windowed-FIFO communication pattern is proposed to be used by the parallel programs being run on the multi-core system. The software APIs for the FPGA platform are implemented and tested, a customized streaming cache memory is designed, implemented and tested based on the proposed communication pattern and in the end, example embedded systems are developed and tested on the FPGA platform to prove the correct functionality of the APIs, the cache memory and the coherent data communication between the cores.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Présentation de l'éditeur
Cache coherency and memory consistency are of the most decisive and challenging issues in the design of shared-memory multi-core systems that influence both the correctness and performance of parallel programs. In this book, we identify and analyze the problem of designing a coherent/consistent memory subsystem in general and then focus on FPGA-based multi-core embedded systems containing general purpose CPU's and dedicated hardware accelerators. We narrow down the range of the problem by targeting only the stream-based applications and developing dedicated application-specific solutions. A flexible Windowed-FIFO communication pattern is proposed to be used by the parallel programs being run on the multi-core system. The software APIs for the FPGA platform are implemented and tested, a customized streaming cache memory is designed, implemented and tested based on the proposed communication pattern and in the end, example embedded systems are developed and tested on the FPGA platform to prove the correct functionality of the APIs, the cache memory and the coherent data communication between the cores.
Biographie de l'auteur
I was born in Tehran, Iran in 1979.After my bachelor in hardwareengineering, I worked formore than 6 years in Iran,Malaysia and Netherlands as adigital system design and verificationengineer. I then joinedTUDelft and completedmy master in embedded systems in 2011.I went back to industry andhave been working on digital systemsever since.
Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.
- ÉditeurLAP LAMBERT Academic Publishing
- Date d'édition2014
- ISBN 10 3659636819
- ISBN 13 9783659636813
- ReliureBroché
- Langueanglais
- Nombre de pages172
- Coordonnées du fabricantnon disponible
Acheter neuf
Afficher cet article
EUR 43,87
EUR 9,70 expédition depuis Allemagne vers France
Destinations, frais et délaisRésultats de recherche pour Memory Subsystem in Multicore Architectures: Design...
Image fournie par le vendeur
Memory Subsystem in Multicore Architectures
Edité par
LAP LAMBERT Academic Publishing, 2014
ISBN 10 : 3659636819
ISBN 13 : 9783659636813
Neuf
Couverture souple
Vendeur : moluna, Greven, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Roostaie VahidI was born in Tehran, Iran in 1979.After my bachelor in hardwareengineering, I worked formore than 6 years in Iran,Malaysia and Netherlands as adigital system design and verificationengineer. I then joinedTUDelft and co. N° de réf. du vendeur 5170117
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Memory Subsystem in Multicore Architectures : Design and analysis of a coherent memory subsystem for FPGA-based multicore embedded systems
Edité par
LAP LAMBERT Academic Publishing, 2014
ISBN 10 : 3659636819
ISBN 13 : 9783659636813
Neuf
Taschenbuch
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Cache coherency and memory consistency are of the most decisive and challenging issues in the design of shared-memory multi-core systems that influence both the correctness and performance of parallel programs. In this book, we identify and analyze the problem of designing a coherent/consistent memory subsystem in general and then focus on FPGA-based multi-core embedded systems containing general purpose CPU's and dedicated hardware accelerators. We narrow down the range of the problem by targeting only the stream-based applications and developing dedicated application-specific solutions. A flexible Windowed-FIFO communication pattern is proposed to be used by the parallel programs being run on the multi-core system. The software APIs for the FPGA platform are implemented and tested, a customized streaming cache memory is designed, implemented and tested based on the proposed communication pattern and in the end, example embedded systems are developed and tested on the FPGA platform to prove the correct functionality of the APIs, the cache memory and the coherent data communication between the cores. N° de réf. du vendeur 9783659636813
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Memory Subsystem in Multicore Architectures
Edité par
LAP LAMBERT Academic Publishing Nov 2014, 2014
ISBN 10 : 3659636819
ISBN 13 : 9783659636813
Neuf
Taschenbuch
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Cache coherency and memory consistency are of the most decisive and challenging issues in the design of shared-memory multi-core systems that influence both the correctness and performance of parallel programs. In this book, we identify and analyze the problem of designing a coherent/consistent memory subsystem in general and then focus on FPGA-based multi-core embedded systems containing general purpose CPU's and dedicated hardware accelerators. We narrow down the range of the problem by targeting only the stream-based applications and developing dedicated application-specific solutions. A flexible Windowed-FIFO communication pattern is proposed to be used by the parallel programs being run on the multi-core system. The software APIs for the FPGA platform are implemented and tested, a customized streaming cache memory is designed, implemented and tested based on the proposed communication pattern and in the end, example embedded systems are developed and tested on the FPGA platform to prove the correct functionality of the APIs, the cache memory and the coherent data communication between the cores. 172 pp. Englisch. N° de réf. du vendeur 9783659636813
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Memory Subsystem in Multicore Architectures
Edité par
LAP LAMBERT Academic Publishing Nov 2014, 2014
ISBN 10 : 3659636819
ISBN 13 : 9783659636813
Neuf
Taschenbuch
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. Neuware -Cache coherency and memory consistency are of the most decisive and challenging issues in the design of shared-memory multi-core systems that influence both the correctness and performance of parallel programs. In this book, we identify and analyze the problem of designing a coherent/consistent memory subsystem in general and then focus on FPGA-based multi-core embedded systems containing general purpose CPU's and dedicated hardware accelerators. We narrow down the range of the problem by targeting only the stream-based applications and developing dedicated application-specific solutions. A flexible Windowed-FIFO communication pattern is proposed to be used by the parallel programs being run on the multi-core system. The software APIs for the FPGA platform are implemented and tested, a customized streaming cache memory is designed, implemented and tested based on the proposed communication pattern and in the end, example embedded systems are developed and tested on the FPGA platform to prove the correct functionality of the APIs, the cache memory and the coherent data communication between the cores.Books on Demand GmbH, Überseering 33, 22297 Hamburg 172 pp. Englisch. N° de réf. du vendeur 9783659636813
Quantité disponible : 2 disponible(s)
Image d'archives
Memory Subsystem in Multicore Architectures: Design and analysis of a coherent memory subsystem for FPGA-based multicore embedded systems
Edité par
LAP LAMBERT Academic Publishing, 2014
ISBN 10 : 3659636819
ISBN 13 : 9783659636813
Ancien ou d'occasion
Paperback
Vendeur : Mispah books, Redhill, SURRE, Royaume-Uni
Évaluation du vendeur 4 sur 5 étoiles
Paperback. Etat : Like New. Like New. book. N° de réf. du vendeur ERICA77336596368196
Quantité disponible : 1 disponible(s)