Articles liés à Fault Tolerant & Testable Sequential Reversible...
Acheter neuf
Afficher cet article
EUR 34,25
EUR 9,70 expédition depuis Allemagne vers France
Destinations, frais et délaisRésultats de recherche pour Fault Tolerant & Testable Sequential Reversible...
Image fournie par le vendeur
Fault Tolerant & Testable Sequential Reversible Circuit Design: A Designers Approach to Realize Fault Tolerant Sequential Reversible Circuit
Edité par
LAP LAMBERT Academic Publishing, 2015
ISBN 10 : 3659671681
ISBN 13 : 9783659671685
Ancien ou d'occasion
Couverture souple
Vendeur : Roland Antiquariat UG haftungsbeschränkt, Weinheim, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
58 Seiten Am unteren Buchschnitt mittels Stempel als "Mängelexemplar" gekennzeichnet, jedoch innen wie außen ein sehr gutes Exemplar, fast wie neu. Die Leseseiten sind tadellos, sauber und ohne Anstreichungen. 9783659671685 Sprache: Englisch Gewicht in Gramm: 127 Taschenbuch, Größe: 15.2 x 0.5 x 22.9 cm. N° de réf. du vendeur 257038
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Fault Tolerant & Testable Sequential Reversible Circuit Design
Edité par
LAP LAMBERT Academic Publishing, 2015
ISBN 10 : 3659671681
ISBN 13 : 9783659671685
Neuf
Couverture souple
Vendeur : moluna, Greven, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Pareek VishalVishal Pareek has completed his M.Tech degree in Computer Science & Engineering from UCE, Rajasthan Technical University, Kota, Rajasthan under the guidance of Dr. Sushil Chandra Jain in 2014. His main research interests. N° de réf. du vendeur 17694401
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Fault Tolerant & Testable Sequential Reversible Circuit Design
Edité par
LAP LAMBERT Academic Publishing Jan 2015, 2015
ISBN 10 : 3659671681
ISBN 13 : 9783659671685
Neuf
Taschenbuch
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters. 76 pp. Englisch. N° de réf. du vendeur 9783659671685
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Fault Tolerant & Testable Sequential Reversible Circuit Design : A Designers Approach to Realize Fault Tolerant Sequential Reversible Circuit
Edité par
LAP LAMBERT Academic Publishing, 2015
ISBN 10 : 3659671681
ISBN 13 : 9783659671685
Neuf
Taschenbuch
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters. N° de réf. du vendeur 9783659671685
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Fault Tolerant & Testable Sequential Reversible Circuit Design
Edité par
LAP LAMBERT Academic Publishing Jan 2015, 2015
ISBN 10 : 3659671681
ISBN 13 : 9783659671685
Neuf
Taschenbuch
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters.Books on Demand GmbH, Überseering 33, 22297 Hamburg 76 pp. Englisch. N° de réf. du vendeur 9783659671685
Quantité disponible : 1 disponible(s)