Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -History justifies the successful observance of Moore's law on growth of packaging density per unit area. But the growth momentum is not likely to continue in near future due to various intrinsic limitations of conventional computing such as heat dissipation, speed of light, stray capacitance etc. In consequences reversible computing is gaining interest of the researchers due to its low power consumption, high speed and more packaging density. With high packaging density, the circuits may not remain free from faults. Fault Tolerant Synthesis of Reversible Circuits, introduces essentials of fault tolerance in reversible computing. This book first exploits parity-preserving characteristics of two newly proposed reversible gates which provide low cost parity-preserving based fault tolerance. To extend online testability of reversible circuits, the substitution of reversible gates has been presented. The online testing capabilities of some reversible gates have been identified and all available libraries for synthesis have been made online testable. Finally a tool is presented to implement all above substitutions and convert any reversible circuit to fault tolerant reversible circuit. 104 pp. Englisch. N° de réf. du vendeur 9783659679148
Quantité disponible : 2 disponible(s)
Vendeur : Books Puddle, New York, NY, Etats-Unis
Etat : New. N° de réf. du vendeur 26394686946
Quantité disponible : 4 disponible(s)
Vendeur : Majestic Books, Hounslow, Royaume-Uni
Etat : New. Print on Demand. N° de réf. du vendeur 401722941
Quantité disponible : 4 disponible(s)
Vendeur : moluna, Greven, Allemagne
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Jain AnugrahAnugrah Jain is working in Government Engineering College Jhalawar, Rajasthan. He has received his B.Tech. and M.Tech. degrees from Rajasthan Technical University, Kota. He has worked in the area of reversible computing u. N° de réf. du vendeur 385768569
Quantité disponible : Plus de 20 disponibles
Vendeur : Biblios, Frankfurt am main, HESSE, Allemagne
Etat : New. PRINT ON DEMAND. N° de réf. du vendeur 18394686952
Quantité disponible : 4 disponible(s)
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -History justifies the successful observance of Moore's law on growth of packaging density per unit area. But the growth momentum is not likely to continue in near future due to various intrinsic limitations of conventional computing such as heat dissipation, speed of light, stray capacitance etc. In consequences reversible computing is gaining interest of the researchers due to its low power consumption, high speed and more packaging density. With high packaging density, the circuits may not remain free from faults. Fault Tolerant Synthesis of Reversible Circuits, introduces essentials of fault tolerance in reversible computing. This book first exploits parity-preserving characteristics of two newly proposed reversible gates which provide low cost parity-preserving based fault tolerance. To extend online testability of reversible circuits, the substitution of reversible gates has been presented. The online testing capabilities of some reversible gates have been identified and all available libraries for synthesis have been made online testable. Finally a tool is presented to implement all above substitutions and convert any reversible circuit to fault tolerant reversible circuit.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 104 pp. Englisch. N° de réf. du vendeur 9783659679148
Quantité disponible : 1 disponible(s)
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - History justifies the successful observance of Moore's law on growth of packaging density per unit area. But the growth momentum is not likely to continue in near future due to various intrinsic limitations of conventional computing such as heat dissipation, speed of light, stray capacitance etc. In consequences reversible computing is gaining interest of the researchers due to its low power consumption, high speed and more packaging density. With high packaging density, the circuits may not remain free from faults. Fault Tolerant Synthesis of Reversible Circuits, introduces essentials of fault tolerance in reversible computing. This book first exploits parity-preserving characteristics of two newly proposed reversible gates which provide low cost parity-preserving based fault tolerance. To extend online testability of reversible circuits, the substitution of reversible gates has been presented. The online testing capabilities of some reversible gates have been identified and all available libraries for synthesis have been made online testable. Finally a tool is presented to implement all above substitutions and convert any reversible circuit to fault tolerant reversible circuit. N° de réf. du vendeur 9783659679148
Quantité disponible : 1 disponible(s)
Vendeur : preigu, Osnabrück, Allemagne
Taschenbuch. Etat : Neu. Fault Tolerant Synthesis of Reversible Circuits | A Designers Approach to Realize Fault Tolerant Reversible Circuits | Anugrah Jain (u. a.) | Taschenbuch | Englisch | 2015 | LAP LAMBERT Academic Publishing | EAN 9783659679148 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. N° de réf. du vendeur 118671142
Quantité disponible : 5 disponible(s)