Redundant Binary Booth Multipliers: Algorithm, Design, Analysis - Couverture souple

He, Yajuan

 
9783838379180: Redundant Binary Booth Multipliers: Algorithm, Design, Analysis

Synopsis

Most of the research in digital multipliers in the last few decades has focused on reducing the delay of partial products accumulation. In the era of pervasive computing, however, the emphasis of VLSI design is on both high speed and low power operation. This book has presented several new insights into the high speed and energy-efficient redundant binary (RB) multipliers. Advances in the architectural innovation have been made over previous RB multiplier architectures. A structural approach has also been proposed to analyze the performance of N×N-bit RB multiplier constructed with a conglomerate of redundant binary partial products generation, encoding, reduction and conversion methods. Based on this analysis, the RB multiplier design space can be further enlarged through the informed decisions of the relative merits and tradeoffs of these architectural options.

Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.

Présentation de l'éditeur

Most of the research in digital multipliers in the last few decades has focused on reducing the delay of partial products accumulation. In the era of pervasive computing, however, the emphasis of VLSI design is on both high speed and low power operation. This book has presented several new insights into the high speed and energy-efficient redundant binary (RB) multipliers. Advances in the architectural innovation have been made over previous RB multiplier architectures. A structural approach has also been proposed to analyze the performance of N×N-bit RB multiplier constructed with a conglomerate of redundant binary partial products generation, encoding, reduction and conversion methods. Based on this analysis, the RB multiplier design space can be further enlarged through the informed decisions of the relative merits and tradeoffs of these architectural options.

Biographie de l'auteur

Associate Professor in the University of Electronic Science and Technology of China. She received the Ph.D from the Nanyang Technological University, Singapore, and has been with the Institute of Microelectronics, Singapore and STMicroelectronics. Her research interests include computer arithmetic circuits and low-power IC design.

Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.