Articles liés à Hardware Support for Efficient Transactional Memory...
Hardware Support for Efficient Transactional Memory Systems: Hardware Techniques for High-Performance Transactional Memory in Many-Core Chip Multiprocessors - Couverture souple
Synopsis
The rise of multicores has brought the problem of effective concurrent programming to the forefront of computing research, presenting both immense opportunities and enormous challenges. Traditional multithreaded programming models use low-level primitives such as locks to guarantee mutual exclusion and protect shared data. The trade-off between programming ease and performance imposed by locks remains one of the key challenges to programmers and computer architects of the multicore era. Transactional Memory (TM) is a conceptually simpler programming model that can help boost developer productivity by eliminating the complex task of reasoning about the intricacies of safe fine-grained locking. Fast implementations of transactional programming constructs are necessary for TM to gain widespread usage. This book focuses on the hardware mechanisms that provide optimistic concurrency control with stringent guarantees of atomicity and isolation, with the intent of achieving high-performance across a variety of workloads, at a reasonable cost in terms of design complexity.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Présentation de l'éditeur
The rise of multicores has brought the problem of effective concurrent programming to the forefront of computing research, presenting both immense opportunities and enormous challenges. Traditional multithreaded programming models use low-level primitives such as locks to guarantee mutual exclusion and protect shared data. The trade-off between programming ease and performance imposed by locks remains one of the key challenges to programmers and computer architects of the multicore era. Transactional Memory (TM) is a conceptually simpler programming model that can help boost developer productivity by eliminating the complex task of reasoning about the intricacies of safe fine-grained locking. Fast implementations of transactional programming constructs are necessary for TM to gain widespread usage. This book focuses on the hardware mechanisms that provide optimistic concurrency control with stringent guarantees of atomicity and isolation, with the intent of achieving high-performance across a variety of workloads, at a reasonable cost in terms of design complexity.
Biographie de l'auteur
Dr. Ruben Titos-Gil is a post-doc researcher at the Chalmers University of Technology in Sweden. He earned a PhD Degree from the University of Murcia, Spain. His research interests include parallel computer architecture and programming models. He is the author of several articles published in reputed conferences and journals.
Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.
Acheter neuf
Afficher cet article
EUR 63,42
EUR 9,70 expédition depuis Allemagne vers France
Destinations, frais et délaisRésultats de recherche pour Hardware Support for Efficient Transactional Memory...
Image fournie par le vendeur
Hardware Support for Efficient Transactional Memory Systems
Edité par
LAP LAMBERT Academic Publishing, 2012
ISBN 10 : 3847336525
ISBN 13 : 9783847336525
Neuf
Couverture souple
Vendeur : moluna, Greven, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Titos-Gil RubenDr. Ruben Titos-Gil is a post-doc researcher at the Chalmers University of Technology in Sweden. He earned a PhD Degree from the University of Murcia, Spain. His research interests include parallel computer architectur. N° de réf. du vendeur 5510933
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Hardware Support for Efficient Transactional Memory Systems : Hardware Techniques for High-Performance Transactional Memory in Many-Core Chip Multiprocessors
Edité par
LAP LAMBERT Academic Publishing, 2012
ISBN 10 : 3847336525
ISBN 13 : 9783847336525
Neuf
Taschenbuch
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The rise of multicores has brought the problem of effective concurrent programming to the forefront of computing research, presenting both immense opportunities and enormous challenges. Traditional multithreaded programming models use low-level primitives such as locks to guarantee mutual exclusion and protect shared data. The trade-off between programming ease and performance imposed by locks remains one of the key challenges to programmers and computer architects of the multicore era. Transactional Memory (TM) is a conceptually simpler programming model that can help boost developer productivity by eliminating the complex task of reasoning about the intricacies of safe fine-grained locking. Fast implementations of transactional programming constructs are necessary for TM to gain widespread usage. This book focuses on the hardware mechanisms that provide optimistic concurrency control with stringent guarantees of atomicity and isolation, with the intent of achieving high-performance across a variety of workloads, at a reasonable cost in terms of design complexity. N° de réf. du vendeur 9783847336525
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Hardware Support for Efficient Transactional Memory Systems
Edité par
LAP LAMBERT Academic Publishing Jan 2012, 2012
ISBN 10 : 3847336525
ISBN 13 : 9783847336525
Neuf
Taschenbuch
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The rise of multicores has brought the problem of effective concurrent programming to the forefront of computing research, presenting both immense opportunities and enormous challenges. Traditional multithreaded programming models use low-level primitives such as locks to guarantee mutual exclusion and protect shared data. The trade-off between programming ease and performance imposed by locks remains one of the key challenges to programmers and computer architects of the multicore era. Transactional Memory (TM) is a conceptually simpler programming model that can help boost developer productivity by eliminating the complex task of reasoning about the intricacies of safe fine-grained locking. Fast implementations of transactional programming constructs are necessary for TM to gain widespread usage. This book focuses on the hardware mechanisms that provide optimistic concurrency control with stringent guarantees of atomicity and isolation, with the intent of achieving high-performance across a variety of workloads, at a reasonable cost in terms of design complexity. 212 pp. Englisch. N° de réf. du vendeur 9783847336525
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Hardware Support for Efficient Transactional Memory Systems
Edité par
LAP LAMBERT Academic Publishing Jan 2012, 2012
ISBN 10 : 3847336525
ISBN 13 : 9783847336525
Neuf
Taschenbuch
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. Neuware -The rise of multicores has brought the problem of effective concurrent programming to the forefront of computing research, presenting both immense opportunities and enormous challenges. Traditional multithreaded programming models use low-level primitives such as locks to guarantee mutual exclusion and protect shared data. The trade-off between programming ease and performance imposed by locks remains one of the key challenges to programmers and computer architects of the multicore era. Transactional Memory (TM) is a conceptually simpler programming model that can help boost developer productivity by eliminating the complex task of reasoning about the intricacies of safe fine-grained locking. Fast implementations of transactional programming constructs are necessary for TM to gain widespread usage. This book focuses on the hardware mechanisms that provide optimistic concurrency control with stringent guarantees of atomicity and isolation, with the intent of achieving high-performance across a variety of workloads, at a reasonable cost in terms of design complexity.Books on Demand GmbH, Überseering 33, 22297 Hamburg 212 pp. Englisch. N° de réf. du vendeur 9783847336525
Quantité disponible : 2 disponible(s)
Image d'archives
Hardware Support for Efficient Transactional Memory Systems: Hardware Techniques for High-Performance Transactional Memory in Many-Core Chip Multiprocessors
Edité par
LAP LAMBERT Academic Publishing, 2012
ISBN 10 : 3847336525
ISBN 13 : 9783847336525
Ancien ou d'occasion
Paperback
Vendeur : Mispah books, Redhill, SURRE, Royaume-Uni
Évaluation du vendeur 4 sur 5 étoiles
Paperback. Etat : Like New. Like New. book. N° de réf. du vendeur ERICA79638473365256
Quantité disponible : 1 disponible(s)