Articles liés à Performance Evaluation: Of A Hardware Transactional...
L'édition de cet ISBN n'est malheureusement plus disponible.
Afficher les exemplaires de cette édition ISBN
Présentation de l'éditeur :
The major difficulty in carrying out the performance analysis of a hardware system like Hardware Transactional Memory lies in suitably modeling it. The model should be very close to the actual proposed hardware. FPGAs are a good platform for doing so but they have a huge development time associated with them. Software simulators on the other hand are very convenient, easy to use and time-saving tools but they are not good enough to gather time accurate performance statistics which is very critical for the performance analysis of any proposed hardware system. In this work we propose the use of multicore multithreaded processor platforms from XMOS Ltd. for performance analysis, which are easily programmable in a high level language like C. They can be effectively used to build close-to-prototype models, and can therefore act as a good common base for comparison of various similar hardware systems. Although, this work specifically details the performance analysis of a Hardware Transactional memory system on the XMOS platform, the methodology can be generically applied to a variety of systems.
Biographie de l'auteur :
Prabhat Jain received the MS degree in Computer Science from University of Illinois at Urbana-Champaign in 2012. He also holds a bachelor's degree in Computer Science and Engineering from the Indian Institute of Technology Madras. His interests broadly lie in Systems research and development with particular interest in Computer Architecture.
Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.
- ÉditeurLAP Lambert Academic Publishing
- Date d'édition2012
- ISBN 10 3847376241
- ISBN 13 9783847376248
- ReliureBroché
- Nombre de pages68
Acheter neuf
En savoir plus sur cette édition
EUR 48,11
Frais de port :
EUR 3,68
Vers Etats-Unis
Meilleurs résultats de recherche sur AbeBooks
Image d'archives
Performance Evaluation: Of A Hardware Transactional Memory System
Edité par
LAP LAMBERT Academic Publishing
(2012)
ISBN 10 : 3847376241
ISBN 13 : 9783847376248
Neuf
Couverture souple
Quantité disponible : > 20
Vendeur :
Evaluation vendeur
Description du livre Etat : New. N° de réf. du vendeur ABLIING23Apr0316110139768
Acheter neuf
EUR 48,11
Autre devise
Image d'archives
Performance Evaluation
Edité par
LAP Lambert Academic Publishing
(2012)
ISBN 10 : 3847376241
ISBN 13 : 9783847376248
Neuf
Couverture souple
Quantité disponible : > 20
Vendeur :
Evaluation vendeur
Description du livre Etat : New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. N° de réf. du vendeur ria9783847376248_lsuk
Acheter neuf
EUR 52,48
Autre devise
Image d'archives
Performance Evaluation
Edité par
LAP Lambert Academic Publishing 2012-02
(2012)
ISBN 10 : 3847376241
ISBN 13 : 9783847376248
Neuf
PF
Quantité disponible : 10
Vendeur :
Evaluation vendeur
Description du livre PF. Etat : New. N° de réf. du vendeur 6666-IUK-9783847376248
Acheter neuf
EUR 49,17
Autre devise
Image fournie par le vendeur
Performance Evaluation
Edité par
LAP Lambert Academic Publishing Apr 2016
(2016)
ISBN 10 : 3847376241
ISBN 13 : 9783847376248
Neuf
Taschenbuch
Quantité disponible : 2
Vendeur :
Evaluation vendeur
Description du livre Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The major difficulty in carrying out the performance analysis of a hardware system like Hardware Transactional Memory lies in suitably modeling it. The model should be very close to the actual proposed hardware. FPGAs are a good platform for doing so but they have a huge development time associated with them. Software simulators on the other hand are very convenient, easy to use and time-saving tools but they are not good enough to gather time accurate performance statistics which is very critical for the performance analysis of any proposed hardware system. In this work we propose the use of multicore multithreaded processor platforms from XMOS Ltd. for performance analysis, which are easily programmable in a high level language like C. They can be effectively used to build close-to-prototype models, and can therefore act as a good common base for comparison of various similar hardware systems. Although, this work specifically details the performance analysis of a Hardware Transactional memory system on the XMOS platform, the methodology can be generically applied to a variety of systems. 68 pp. Englisch. N° de réf. du vendeur 9783847376248
Acheter neuf
EUR 49
Autre devise
Image d'archives
Performance Evaluation Of A Hardware Transactional Memory System
Edité par
LAP LAMBERT Academic Publishing
(2012)
ISBN 10 : 3847376241
ISBN 13 : 9783847376248
Neuf
PAP
Quantité disponible : > 20
Vendeur :
Evaluation vendeur
Description du livre PAP. Etat : New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. N° de réf. du vendeur L0-9783847376248
Acheter neuf
EUR 73,50
Autre devise
Image fournie par le vendeur
Performance Evaluation : Of A Hardware Transactional Memory System
Edité par
LAP Lambert Academic Publishing
(2012)
ISBN 10 : 3847376241
ISBN 13 : 9783847376248
Neuf
Taschenbuch
Quantité disponible : 1
Vendeur :
Evaluation vendeur
Description du livre Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The major difficulty in carrying out the performance analysis of a hardware system like Hardware Transactional Memory lies in suitably modeling it. The model should be very close to the actual proposed hardware. FPGAs are a good platform for doing so but they have a huge development time associated with them. Software simulators on the other hand are very convenient, easy to use and time-saving tools but they are not good enough to gather time accurate performance statistics which is very critical for the performance analysis of any proposed hardware system. In this work we propose the use of multicore multithreaded processor platforms from XMOS Ltd. for performance analysis, which are easily programmable in a high level language like C. They can be effectively used to build close-to-prototype models, and can therefore act as a good common base for comparison of various similar hardware systems. Although, this work specifically details the performance analysis of a Hardware Transactional memory system on the XMOS platform, the methodology can be generically applied to a variety of systems. N° de réf. du vendeur 9783847376248
Acheter neuf
EUR 49
Autre devise
Image d'archives
Performance Evaluation Of A Hardware Transactional Memory System
Edité par
LAP LAMBERT Academic Publishing
(2012)
ISBN 10 : 3847376241
ISBN 13 : 9783847376248
Neuf
PAP
Quantité disponible : > 20
Vendeur :
Evaluation vendeur
Description du livre PAP. Etat : New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. N° de réf. du vendeur L0-9783847376248
Acheter neuf
EUR 54,96
Autre devise
Image fournie par le vendeur
Performance Evaluation
Edité par
LAP LAMBERT Academic Publishing
(2012)
ISBN 10 : 3847376241
ISBN 13 : 9783847376248
Neuf
Couverture souple
Quantité disponible : > 20
Vendeur :
Evaluation vendeur
Description du livre Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Jain PrabhatPrabhat Jain received the MS degree in Computer Science from University of Illinois at Urbana-Champaign in 2012. He also holds a bachelor s degree in Computer Science and Engineering from the Indian Institute of Technolog. N° de réf. du vendeur 5514211
Acheter neuf
EUR 41,05
Autre devise