Performance Evaluation: Of A Hardware Transactional Memory System - Couverture souple

Jain, Prabhat ; Korgaonkar, Kunal

9783847376248: Performance Evaluation: Of A Hardware Transactional Memory System

Couverture souple

ISBN 10 : 3847376241 ISBN 13 : 9783847376248

Editeur : LAP LAMBERT Academic Publishing, 2012

Afficher les exemplaires de cette �dition comportant l'ISBN

0 D'occasion

6 Neuf

De EUR 49

The major difficulty in carrying out the performance analysis of a hardware system like Hardware Transactional Memory lies in suitably modeling it. The model should be very close to the actual proposed hardware. FPGAs are a good platform for doing so but they have a huge development time associated with them. Software simulators on the other hand are very convenient, easy to use and time-saving tools but they are not good enough to gather time accurate performance statistics which is very critical for the performance analysis of any proposed hardware system. In this work we propose the use of multicore multithreaded processor platforms from XMOS Ltd. for performance analysis, which are easily programmable in a high level language like C. They can be effectively used to build close-to-prototype models, and can therefore act as a good common base for comparison of various similar hardware systems. Although, this work specifically details the performance analysis of a Hardware Transactional memory system on the XMOS platform, the methodology can be generically applied to a variety of systems.

Les informations fournies dans la section � Synopsis � peuvent faire r�f�rence � une autre �dition de ce titre.

� propos de l'auteur

Prabhat Jain received the MS degree in Computer Science from University of Illinois at Urbana-Champaign in 2012. He also holds a bachelor's degree in Computer Science and Engineering from the Indian Institute of Technology Madras. His interests broadly lie in Systems research and development with particular interest in Computer Architecture.

Les informations fournies dans la section � A propos du livre � peuvent faire r�f�rence � une autre �dition de ce titre.

�diteur: LAP LAMBERT Academic Publishing
Date d'�dition: 2012
Langue: anglais
ISBN 10: 3847376241
ISBN 13: 9783847376248
Reliure: Broch�
Nombre de pages: 68
Coordonn�es du fabricant: non disponible
Personne responsable: KreGa Onlinehandel GmbH
4950000000000
info@krega-onlinehandel.de

Birkenweg 31
Brakel
33034
Allemagne

R�sultats de recherche pour Performance Evaluation: Of A Hardware Transactional...

Image fournie par le vendeur

Performance Evaluation

Prabhat Jain

Edit� par LAP Lambert Academic Publishing Apr 2016, 2016

ISBN 10 : 3847376241 ISBN 13 : 9783847376248

Neuf Taschenbuch

impression � la demande

Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The major difficulty in carrying out the performance analysis of a hardware system like Hardware Transactional Memory lies in suitably modeling it. The model should be very close to the actual proposed hardware. FPGAs are a good platform for doing so but they have a huge development time associated with them. Software simulators on the other hand are very convenient, easy to use and time-saving tools but they are not good enough to gather time accurate performance statistics which is very critical for the performance analysis of any proposed hardware system. In this work we propose the use of multicore multithreaded processor platforms from XMOS Ltd. for performance analysis, which are easily programmable in a high level language like C. They can be effectively used to build close-to-prototype models, and can therefore act as a good common base for comparison of various similar hardware systems. Although, this work specifically details the performance analysis of a Hardware Transactional memory system on the XMOS platform, the methodology can be generically applied to a variety of systems. 68 pp. Englisch. N� de r�f. du vendeur 9783847376248

Contacter le vendeur

Acheter neuf

EUR 49

Exp�dition �EUR 23
Exp�dition depuis Allemagne vers Etats-Unis

Quantit� disponible : 2 disponible(s)

Ajouter au panier

Image fournie par le vendeur

Performance Evaluation

Prabhat Jain|Kunal Korgaonkar

Edit� par LAP LAMBERT Academic Publishing, 2012

ISBN 10 : 3847376241 ISBN 13 : 9783847376248

Neuf Couverture souple

impression � la demande

Vendeur : moluna, Greven, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Jain PrabhatPrabhat Jain received the MS degree in Computer Science from University of Illinois at Urbana-Champaign in 2012. He also holds a bachelor s degree in Computer Science and Engineering from the Indian Institute of Technolog. N� de r�f. du vendeur 5514211

Contacter le vendeur

Acheter neuf

EUR 41,05

Exp�dition �EUR 48,99
Exp�dition depuis Allemagne vers Etats-Unis

Quantit� disponible : Plus de 20 disponibles

Ajouter au panier

Image fournie par le vendeur

Performance Evaluation

Prabhat Jain

Edit� par LAP LAMBERT Academic Publishing Apr 2016, 2016

ISBN 10 : 3847376241 ISBN 13 : 9783847376248

Neuf Taschenbuch

impression � la demande

Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -The major difficulty in carrying out the performance analysis of a hardware system like Hardware Transactional Memory lies in suitably modeling it. The model should be very close to the actual proposed hardware. FPGAs are a good platform for doing so but they have a huge development time associated with them. Software simulators on the other hand are very convenient, easy to use and time-saving tools but they are not good enough to gather time accurate performance statistics which is very critical for the performance analysis of any proposed hardware system. In this work we propose the use of multicore multithreaded processor platforms from XMOS Ltd. for performance analysis, which are easily programmable in a high level language like C. They can be effectively used to build close-to-prototype models, and can therefore act as a good common base for comparison of various similar hardware systems. Although, this work specifically details the performance analysis of a Hardware Transactional memory system on the XMOS platform, the methodology can be generically applied to a variety of systems.VDM Verlag, Dudweiler Landstra�e 99, 66123 Saarbr�cken 68 pp. Englisch. N� de r�f. du vendeur 9783847376248

Contacter le vendeur

Acheter neuf

EUR 49

Exp�dition �EUR 60
Exp�dition depuis Allemagne vers Etats-Unis

Quantit� disponible : 1 disponible(s)

Ajouter au panier

Image fournie par le vendeur

Performance Evaluation : Of A Hardware Transactional Memory System

Prabhat Jain

Edit� par LAP Lambert Academic Publishing, 2012

ISBN 10 : 3847376241 ISBN 13 : 9783847376248

Neuf Taschenbuch

impression � la demande

Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The major difficulty in carrying out the performance analysis of a hardware system like Hardware Transactional Memory lies in suitably modeling it. The model should be very close to the actual proposed hardware. FPGAs are a good platform for doing so but they have a huge development time associated with them. Software simulators on the other hand are very convenient, easy to use and time-saving tools but they are not good enough to gather time accurate performance statistics which is very critical for the performance analysis of any proposed hardware system. In this work we propose the use of multicore multithreaded processor platforms from XMOS Ltd. for performance analysis, which are easily programmable in a high level language like C. They can be effectively used to build close-to-prototype models, and can therefore act as a good common base for comparison of various similar hardware systems. Although, this work specifically details the performance analysis of a Hardware Transactional memory system on the XMOS platform, the methodology can be generically applied to a variety of systems. N� de r�f. du vendeur 9783847376248

Contacter le vendeur