Implementing the already existing circuits using reversible logic has drawn a significant interest in recent years as a promising computing technique having application in low power CMOS, quantum computing, nanotechnology, optical computing, etc. Reversible logic gates offer significant advantages such as high speed, low power, ease of fabrication …etc. Also, circuits designed using these circuits would have better performance as compared to existing circuits. Main goals of reversible logic synthesis is to minimize the garbage, to minimize the delay, to minimize the total number of gates and also to minimize the width of the circuit. In this paper, designer implemented 2:1 MUX, D-Flip-Flop, Vedic multiplier and PIPO shift register using reversible logic gates.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Vendeur : Books Puddle, New York, NY, Etats-Unis
Etat : New. N° de réf. du vendeur 26404373395
Quantité disponible : 4 disponible(s)
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Implementing the already existing circuits using reversible logic has drawn a significant interest in recent years as a promising computing technique having application in low power CMOS, quantum computing, nanotechnology, optical computing, etc. Reversible logic gates offer significant advantages such as high speed, low power, ease of fabrication .etc. Also, circuits designed using these circuits would have better performance as compared to existing circuits. Main goals of reversible logic synthesis is to minimize the garbage, to minimize the delay, to minimize the total number of gates and also to minimize the width of the circuit. In this paper, designer implemented 2:1 MUX, D-Flip-Flop, Vedic multiplier and PIPO shift register using reversible logic gates. 52 pp. Englisch. N° de réf. du vendeur 9786139458967
Quantité disponible : 1 disponible(s)
Vendeur : Majestic Books, Hounslow, Royaume-Uni
Etat : New. Print on Demand. N° de réf. du vendeur 409829452
Quantité disponible : 4 disponible(s)
Vendeur : Biblios, Frankfurt am main, HESSE, Allemagne
Etat : New. PRINT ON DEMAND. N° de réf. du vendeur 18404373401
Quantité disponible : 4 disponible(s)
Vendeur : Revaluation Books, Exeter, Royaume-Uni
Paperback. Etat : Brand New. 8.66x5.87x0.28 inches. In Stock. N° de réf. du vendeur zk613945896X
Quantité disponible : 1 disponible(s)
Vendeur : moluna, Greven, Allemagne
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: J. N. RaviRavi J. N., BE: studied ECE in Bangalore Institute of Technology. Currently working in a prestigious VLSI company.Implementing the already existing circuits using reversible logic has drawn a significant interest in rec. N° de réf. du vendeur 281444957
Quantité disponible : Plus de 20 disponibles
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -Implementing the already existing circuits using reversible logic has drawn a significant interest in recent years as a promising computing technique having application in low power CMOS, quantum computing, nanotechnology, optical computing, etc. Reversible logic gates offer significant advantages such as high speed, low power, ease of fabrication ¿etc. Also, circuits designed using these circuits would have better performance as compared to existing circuits. Main goals of reversible logic synthesis is to minimize the garbage, to minimize the delay, to minimize the total number of gates and also to minimize the width of the circuit. In this paper, designer implemented 2:1 MUX, D-Flip-Flop, Vedic multiplier and PIPO shift register using reversible logic gates.Books on Demand GmbH, Überseering 33, 22297 Hamburg 52 pp. Englisch. N° de réf. du vendeur 9786139458967
Quantité disponible : 1 disponible(s)
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Implementing the already existing circuits using reversible logic has drawn a significant interest in recent years as a promising computing technique having application in low power CMOS, quantum computing, nanotechnology, optical computing, etc. Reversible logic gates offer significant advantages such as high speed, low power, ease of fabrication .etc. Also, circuits designed using these circuits would have better performance as compared to existing circuits. Main goals of reversible logic synthesis is to minimize the garbage, to minimize the delay, to minimize the total number of gates and also to minimize the width of the circuit. In this paper, designer implemented 2:1 MUX, D-Flip-Flop, Vedic multiplier and PIPO shift register using reversible logic gates. N° de réf. du vendeur 9786139458967
Quantité disponible : 1 disponible(s)
Vendeur : preigu, Osnabrück, Allemagne
Taschenbuch. Etat : Neu. Design & implementation of digital components using Rev. Logic Gates | Ravi J. N. (u. a.) | Taschenbuch | 52 S. | Englisch | 2019 | LAP LAMBERT Academic Publishing | EAN 9786139458967 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu. N° de réf. du vendeur 115936832
Quantité disponible : 5 disponible(s)
Vendeur : Buchpark, Trebbin, Allemagne
Etat : Hervorragend. Zustand: Hervorragend | Seiten: 52 | Sprache: Englisch | Produktart: Bücher | Implementing the already existing circuits using reversible logic has drawn a significant interest in recent years as a promising computing technique having application in low power CMOS, quantum computing, nanotechnology, optical computing, etc. Reversible logic gates offer significant advantages such as high speed, low power, ease of fabrication ¿etc. Also, circuits designed using these circuits would have better performance as compared to existing circuits. Main goals of reversible logic synthesis is to minimize the garbage, to minimize the delay, to minimize the total number of gates and also to minimize the width of the circuit. In this paper, designer implemented 2:1 MUX, D-Flip-Flop, Vedic multiplier and PIPO shift register using reversible logic gates. N° de réf. du vendeur 34144086/1
Quantité disponible : 2 disponible(s)