High Speed Low Offset Power Efficient Dynamic CMOS Comparator - Couverture souple

Gandhi, Priyesh ; Devashrayee, Niranjan

9786139474738: High Speed Low Offset Power Efficient Dynamic CMOS Comparator

Couverture souple

ISBN 10 : 6139474736 ISBN 13 : 9786139474738

Editeur : LAP LAMBERT Academic Publishing, 2019

Afficher les exemplaires de cette �dition comportant l'ISBN

0 D'occasion

7 Neuf

De EUR 61,90

D�tails de l'�dition

�diteur: LAP LAMBERT Academic Publishing
Date d'�dition: 2019
Langue: anglais
ISBN 10: 6139474736
ISBN 13: 9786139474738
Reliure: Broch�
Nombre de pages: 240
Coordonn�es du fabricant: non disponible
Personne responsable: KreGa Onlinehandel GmbH
4950000000000
info@krega-onlinehandel.de

Birkenweg 31
Brakel
33034
Allemagne

R�sultats de recherche pour High Speed Low Offset Power Efficient Dynamic CMOS...

Image fournie par le vendeur

High Speed Low Offset Power Efficient Dynamic CMOS Comparator

Priyesh Gandhi

Edit� par LAP LAMBERT Academic Publishing Mrz 2019, 2019

ISBN 10 : 6139474736 ISBN 13 : 9786139474738

Neuf Taschenbuch

impression � la demande

Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book describes various Trade-Offs in Comparator Design especially in Analog & Mixed Signal VLSI Design. The various comparator designs have been illustrated in details with detailed analysis. Further, the analysis and design of a high speed low offset power efficient dynamic CMOS Comparator based on Fully Differential and Double Tail structure is presented. A novel concept of Fully Differential Double Tail Dynamic comparator (FDDTDC) realized with high-speed, low offset with optimized power and area than that of the conventional dynamic comparators is proposed. The end result reveals the potential of new proposed comparator architecture and design methodology for high-speed low offset power efficient applications. 240 pp. Englisch. N� de r�f. du vendeur 9786139474738

Contacter le vendeur

Acheter neuf

EUR 61,90

Exp�dition �EUR 23
Exp�dition depuis Allemagne vers Etats-Unis

Quantit� disponible : 1 disponible(s)

Ajouter au panier

Image fournie par le vendeur

High Speed Low Offset Power Efficient Dynamic CMOS Comparator

Niranjan Devashrayee

Edit� par LAP LAMBERT Academic Publishing, 2019

ISBN 10 : 6139474736 ISBN 13 : 9786139474738

Neuf Taschenbuch

impression � la demande

Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This book describes various Trade-Offs in Comparator Design especially in Analog & Mixed Signal VLSI Design. The various comparator designs have been illustrated in details with detailed analysis. Further, the analysis and design of a high speed low offset power efficient dynamic CMOS Comparator based on Fully Differential and Double Tail structure is presented. A novel concept of Fully Differential Double Tail Dynamic comparator (FDDTDC) realized with high-speed, low offset with optimized power and area than that of the conventional dynamic comparators is proposed. The end result reveals the potential of new proposed comparator architecture and design methodology for high-speed low offset power efficient applications. N� de r�f. du vendeur 9786139474738

Contacter le vendeur

Acheter neuf

EUR 64,02

Exp�dition �EUR 35
Exp�dition depuis Allemagne vers Etats-Unis

Quantit� disponible : 1 disponible(s)

Ajouter au panier

Image fournie par le vendeur

High Speed Low Offset Power Efficient Dynamic CMOS Comparator

Priyesh Gandhi|Niranjan Devashrayee

Edit� par LAP LAMBERT Academic Publishing, 2019

ISBN 10 : 6139474736 ISBN 13 : 9786139474738

Neuf Couverture souple

impression � la demande

Vendeur : moluna, Greven, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Gandhi PriyeshDr. Priyesh P. Gandhi completed Ph. D. in VLSI Design from Nirma University, Ahmedabad, Gujarat, India in year 2018. He is currently working as a Principal, Sigma Institute of Engineering, Vadodara, India since March 20. N� de r�f. du vendeur 385860701

Contacter le vendeur

Acheter neuf

EUR 50,66

Exp�dition �EUR 48,99
Exp�dition depuis Allemagne vers Etats-Unis

Quantit� disponible : Plus de 20 disponibles

Ajouter au panier

Image d'archives

High Speed Low Offset Power Efficient Dynamic CMOS Comparator

Gandhi, Priyesh/ Devashrayee, Niranjan

Edit� par LAP LAMBERT Academic Publishing, 2019

ISBN 10 : 6139474736 ISBN 13 : 9786139474738

Neuf Paperback

Vendeur : Revaluation Books, Exeter, Royaume-Uni

�valuation du vendeur 5 sur 5 �toiles

Paperback. Etat : Brand New. 240 pages. 8.66x5.91x0.67 inches. In Stock. N� de r�f. du vendeur zk6139474736

Contacter le vendeur

Acheter neuf

EUR 108,81

Exp�dition �EUR 11,67
Exp�dition depuis Royaume-Uni vers Etats-Unis

Quantit� disponible : 1 disponible(s)

Ajouter au panier

Image fournie par le vendeur

High Speed Low Offset Power Efficient Dynamic CMOS Comparator

Priyesh Gandhi

Edit� par LAP LAMBERT Academic Publishing M�r 2019, 2019

ISBN 10 : 6139474736 ISBN 13 : 9786139474738

Neuf Taschenbuch

impression � la demande

Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne

�valuation du vendeur 5 sur 5 �toiles

Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book describes various Trade-Offs in Comparator Design especially in Analog & Mixed Signal VLSI Design. The various comparator designs have been illustrated in details with detailed analysis. Further, the analysis and design of a high speed low offset power efficient dynamic CMOS Comparator based on Fully Differential and Double Tail structure is presented. A novel concept of Fully Differential Double Tail Dynamic comparator (FDDTDC) realized with high-speed, low offset with optimized power and area than that of the conventional dynamic comparators is proposed. The end result reveals the potential of new proposed comparator architecture and design methodology for high-speed low offset power efficient applications.VDM Verlag, Dudweiler Landstra�e 99, 66123 Saarbr�cken 240 pp. Englisch. N� de r�f. du vendeur 9786139474738

Contacter le vendeur