Synopsis
Moore’s law has driven the scaling of digital electronic devicesdimensions and performances over the last 50 years. As a result, logic components in a System-On-Chip (SoC) have shown dramatic performance improvement. On the other hand, an on-chip interconnects which was considered only as a parasitic load before 1990s became the real performance bottleneck due to its extremely reduced cross section dimension. The ever decreasing interconnects cross section dimensions give rise to increase in resistance. Putting all these together, degradation of the RC time constant of on-chip metal wires becomes more serious. As a result, the continuous performance degradation of on-chip Cu/low k interconnects is one of the greatest challenges to keep Moore's law alive while the scaling of transistors dimension has provided relentless delay improvement.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Résultats de recherche pour MODELLING AND DESIGN OF MODIFIED SDM BASED NETWORK...
Image fournie par le vendeur
MODELLING AND DESIGN OF MODIFIED SDM BASED NETWORK ON CHIP
Edité par
LAP LAMBERT Academic Publishing Mrz 2021, 2021
ISBN 10 : 6203471038
ISBN 13 : 9786203471038
Neuf
Taschenbuch
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Moore's law has driven the scaling of digital electronic devicesdimensions and performances over the last 50 years. As a result, logic components in a System-On-Chip (SoC) have shown dramatic performance improvement. On the other hand, an on-chip interconnects which was considered only as a parasitic load before 1990s became the real performance bottleneck due to its extremely reduced cross section dimension. The ever decreasing interconnects cross section dimensions give rise to increase in resistance. Putting all these together, degradation of the RC time constant of on-chip metal wires becomes more serious. As a result, the continuous performance degradation of on-chip Cu/low k interconnects is one of the greatest challenges to keep Moore's law alive while the scaling of transistors dimension has provided relentless delay improvement. 168 pp. Englisch. N° de réf. du vendeur 9786203471038
Acheter neuf
EUR 71,90
Expédition à EUR 23
Expédition depuis Allemagne vers Etats-Unis
Expédition depuis Allemagne vers Etats-Unis
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
MODELLING AND DESIGN OF MODIFIED SDM BASED NETWORK ON CHIP
Edité par
LAP LAMBERT Academic Publishing, 2021
ISBN 10 : 6203471038
ISBN 13 : 9786203471038
Neuf
Couverture souple
Vendeur : moluna, Greven, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Babu AmarDr. Y. Amar Babu received the B.Tech., degree in Electronics and Communication Engineering in the year 1999 from Velagapudi Ramakrishna Siddhartha Engineering College, Acharya Nagarjuna University, Guntur, Andhra Pradesh, In. N° de réf. du vendeur 464075610
Acheter neuf
EUR 58,12
Expédition à EUR 48,99
Expédition depuis Allemagne vers Etats-Unis
Expédition depuis Allemagne vers Etats-Unis
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
MODELLING AND DESIGN OF MODIFIED SDM BASED NETWORK ON CHIP
Edité par
LAP LAMBERT Academic Publishing, 2021
ISBN 10 : 6203471038
ISBN 13 : 9786203471038
Neuf
Taschenbuch
Vendeur : preigu, Osnabrück, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. MODELLING AND DESIGN OF MODIFIED SDM BASED NETWORK ON CHIP | Amar Babu (u. a.) | Taschenbuch | Englisch | 2021 | LAP LAMBERT Academic Publishing | EAN 9786203471038 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. N° de réf. du vendeur 119808443
Acheter neuf
EUR 60,95
Expédition à EUR 70
Expédition depuis Allemagne vers Etats-Unis
Expédition depuis Allemagne vers Etats-Unis
Quantité disponible : 5 disponible(s)
Image fournie par le vendeur
MODELLING AND DESIGN OF MODIFIED SDM BASED NETWORK ON CHIP
Edité par
LAP LAMBERT Academic Publishing Mär 2021, 2021
ISBN 10 : 6203471038
ISBN 13 : 9786203471038
Neuf
Taschenbuch
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -Moore's law has driven the scaling of digital electronic devicesdimensions and performances over the last 50 years. As a result, logic components in a System-On-Chip (SoC) have shown dramatic performance improvement. On the other hand, an on-chip interconnects which was considered only as a parasitic load before 1990s became the real performance bottleneck due to its extremely reduced cross section dimension. The ever decreasing interconnects cross section dimensions give rise to increase in resistance. Putting all these together, degradation of the RC time constant of on-chip metal wires becomes more serious. As a result, the continuous performance degradation of on-chip Cu/low k interconnects is one of the greatest challenges to keep Moore's law alive while the scaling of transistors dimension has provided relentless delay improvement.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 168 pp. Englisch. N° de réf. du vendeur 9786203471038
Acheter neuf
EUR 71,90
Expédition à EUR 60
Expédition depuis Allemagne vers Etats-Unis
Expédition depuis Allemagne vers Etats-Unis
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
MODELLING AND DESIGN OF MODIFIED SDM BASED NETWORK ON CHIP
Edité par
LAP LAMBERT Academic Publishing, 2021
ISBN 10 : 6203471038
ISBN 13 : 9786203471038
Neuf
Taschenbuch
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Moore's law has driven the scaling of digital electronic devicesdimensions and performances over the last 50 years. As a result, logic components in a System-On-Chip (SoC) have shown dramatic performance improvement. On the other hand, an on-chip interconnects which was considered only as a parasitic load before 1990s became the real performance bottleneck due to its extremely reduced cross section dimension. The ever decreasing interconnects cross section dimensions give rise to increase in resistance. Putting all these together, degradation of the RC time constant of on-chip metal wires becomes more serious. As a result, the continuous performance degradation of on-chip Cu/low k interconnects is one of the greatest challenges to keep Moore's law alive while the scaling of transistors dimension has provided relentless delay improvement. N° de réf. du vendeur 9786203471038
Acheter neuf
EUR 72,76
Expédition à EUR 61,34
Expédition depuis Allemagne vers Etats-Unis
Expédition depuis Allemagne vers Etats-Unis
Quantité disponible : 1 disponible(s)