Articles liés à Low Power Asynchronous Viterbi Decoder: Asynchronous...
Synopsis
This book is about the designing of low power asynchronous Viterbi Decoder. Due to requirements of high speed, low power, low weight and long battery life a low power Viterbi decoders has a great demand in the communication field.In mobile communication system, the Viterbi decoder occupies greater chip area which directly related to the power loss. So we designed such a system which consumes less dynamic power and can be used in low power applications. Instead of using Global Clock the system is designed using Local clock by employing low power technique as 2 phase Level Encoded Dual Rail encoding with Minimum Transition Hybrid Register Exchange decoding method to reduce the switching activity and to avoid unnecessary memory operations so as to reduce dynamic power of decoder. The designed system has been tested with different input vectors and dynamic power is calculated for Synchronous and Asynchronous Viterbi decoder. The Comparative Power Analysis by different decoding methods proved that Asynchronous Viterbi decoder has less power consumption than Synchronous Viterbi Decoder.
Les informations fournies dans la section « Synopsis » peuvent faire référence à une autre édition de ce titre.
Résultats de recherche pour Low Power Asynchronous Viterbi Decoder: Asynchronous...
Image fournie par le vendeur
Low Power Asynchronous Viterbi Decoder
Edité par
LAP LAMBERT Academic Publishing Mai 2021, 2021
ISBN 10 : 6203860913
ISBN 13 : 9786203860917
Neuf
Taschenbuch
Vendeur : BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is about the designing of low power asynchronous Viterbi Decoder. Due to requirements of high speed, low power, low weight and long battery life a low power Viterbi decoders has a great demand in the communication field.In mobile communication system, the Viterbi decoder occupies greater chip area which directly related to the power loss. So we designed such a system which consumes less dynamic power and can be used in low power applications. Instead of using Global Clock the system is designed using Local clock by employing low power technique as 2 phase Level Encoded Dual Rail encoding with Minimum Transition Hybrid Register Exchange decoding method to reduce the switching activity and to avoid unnecessary memory operations so as to reduce dynamic power of decoder. The designed system has been tested with different input vectors and dynamic power is calculated for Synchronous and Asynchronous Viterbi decoder. The Comparative Power Analysis by different decoding methods proved that Asynchronous Viterbi decoder has less power consumption than Synchronous Viterbi Decoder. 96 pp. Englisch. N° de réf. du vendeur 9786203860917
Acheter neuf
EUR 54,90
Expédition à EUR 23
Expédition depuis Allemagne vers Etats-Unis
Expédition depuis Allemagne vers Etats-Unis
Quantité disponible : 2 disponible(s)
Image fournie par le vendeur
Low Power Asynchronous Viterbi Decoder
Edité par
LAP LAMBERT Academic Publishing, 2021
ISBN 10 : 6203860913
ISBN 13 : 9786203860917
Neuf
Couverture souple
Vendeur : moluna, Greven, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Tadse SurekhaDr.Surekha Tadse is working as Assistant Professor in G H Raisoni College of Engineering, Nagpur, (MH), India. Her area of interest is Communication and VLSI. She published more than 30 papers in reputed Journals and Con. N° de réf. du vendeur 478262482
Acheter neuf
EUR 45,45
Expédition à EUR 48,99
Expédition depuis Allemagne vers Etats-Unis
Expédition depuis Allemagne vers Etats-Unis
Quantité disponible : Plus de 20 disponibles
Image fournie par le vendeur
Low Power Asynchronous Viterbi Decoder
Edité par
LAP LAMBERT Academic Publishing Mai 2021, 2021
ISBN 10 : 6203860913
ISBN 13 : 9786203860917
Neuf
Taschenbuch
Vendeur : buchversandmimpf2000, Emtmannsberg, BAYE, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book is about the designing of low power asynchronous Viterbi Decoder. Due to requirements of high speed, low power, low weight and long battery life a low power Viterbi decoders has a great demand in the communication field.In mobile communication system, the Viterbi decoder occupies greater chip area which directly related to the power loss. So we designed such a system which consumes less dynamic power and can be used in low power applications. Instead of using Global Clock the system is designed using Local clock by employing low power technique as 2 phase Level Encoded Dual Rail encoding with Minimum Transition Hybrid Register Exchange decoding method to reduce the switching activity and to avoid unnecessary memory operations so as to reduce dynamic power of decoder. The designed system has been tested with different input vectors and dynamic power is calculated for Synchronous and Asynchronous Viterbi decoder. The Comparative Power Analysis by different decoding methods proved that Asynchronous Viterbi decoder has less power consumption than Synchronous Viterbi Decoder.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 96 pp. Englisch. N° de réf. du vendeur 9786203860917
Acheter neuf
EUR 54,90
Expédition à EUR 60
Expédition depuis Allemagne vers Etats-Unis
Expédition depuis Allemagne vers Etats-Unis
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Low Power Asynchronous Viterbi Decoder : Asynchronous Mode
Edité par
LAP LAMBERT Academic Publishing, 2021
ISBN 10 : 6203860913
ISBN 13 : 9786203860917
Neuf
Taschenbuch
Vendeur : AHA-BUCH GmbH, Einbeck, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This book is about the designing of low power asynchronous Viterbi Decoder. Due to requirements of high speed, low power, low weight and long battery life a low power Viterbi decoders has a great demand in the communication field.In mobile communication system, the Viterbi decoder occupies greater chip area which directly related to the power loss. So we designed such a system which consumes less dynamic power and can be used in low power applications. Instead of using Global Clock the system is designed using Local clock by employing low power technique as 2 phase Level Encoded Dual Rail encoding with Minimum Transition Hybrid Register Exchange decoding method to reduce the switching activity and to avoid unnecessary memory operations so as to reduce dynamic power of decoder. The designed system has been tested with different input vectors and dynamic power is calculated for Synchronous and Asynchronous Viterbi decoder. The Comparative Power Analysis by different decoding methods proved that Asynchronous Viterbi decoder has less power consumption than Synchronous Viterbi Decoder. N° de réf. du vendeur 9786203860917
Acheter neuf
EUR 55,56
Expédition à EUR 60,81
Expédition depuis Allemagne vers Etats-Unis
Expédition depuis Allemagne vers Etats-Unis
Quantité disponible : 1 disponible(s)
Image fournie par le vendeur
Low Power Asynchronous Viterbi Decoder | Asynchronous Mode
Edité par
LAP LAMBERT Academic Publishing, 2021
ISBN 10 : 6203860913
ISBN 13 : 9786203860917
Neuf
Taschenbuch
Vendeur : preigu, Osnabrück, Allemagne
Évaluation du vendeur 5 sur 5 étoiles
Taschenbuch. Etat : Neu. Low Power Asynchronous Viterbi Decoder | Asynchronous Mode | Surekha Tadse (u. a.) | Taschenbuch | Englisch | 2021 | LAP LAMBERT Academic Publishing | EAN 9786203860917 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. N° de réf. du vendeur 120201294
Acheter neuf
EUR 47,90
Expédition à EUR 70
Expédition depuis Allemagne vers Etats-Unis
Expédition depuis Allemagne vers Etats-Unis
Quantité disponible : 5 disponible(s)