L'édition de cet ISBN n'est malheureusement plus disponible.
Afficher les exemplaires de cette édition ISBN
Frais de port :
EUR 11,72
De Royaume-Uni vers Etats-Unis
Description du livre Etat : New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. N° de réf. du vendeur ria9789048172023_lsuk
Description du livre Etat : New. N° de réf. du vendeur 19134204-n
Description du livre Soft Cover. Etat : new. N° de réf. du vendeur 9789048172023
Description du livre Etat : New. N° de réf. du vendeur 19134204-n
Description du livre Etat : New. N° de réf. du vendeur ABLIING23Apr0316110338401
Description du livre Taschenbuch. Etat : Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Integrated System-Level Modeling of Network-on-Chip Enabled Multi-Processor Platforms first gives a comprehensive update on recent developments in the area of SoC platforms and ESL design methodologies. The main contribution is the rigorous definition of a framework for modeling at the timing approximate level of abstraction. Subsequently this book presents a set of tools for the creation and exploration of timing approximate SoC platform models. 216 pp. Englisch. N° de réf. du vendeur 9789048172023
Description du livre Etat : New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. General introduction to SoC platform design and ESL design methodologiesComprehensive overview of the state-of-the-art research on ESL designLatest update on SystemC Transaction Level Modeling and standardizationTransaction-level tim. N° de réf. du vendeur 5821046
Description du livre Taschenbuch. Etat : Neu. Druck auf Anfrage Neuware - Printed after ordering - We are presently observing a paradigm change in designing complex SoC as it occurs roughly every twelve years due to the exponentially increasing number of transistors on a chip. This design discontinuity, as all previous ones, is characterized by a move to a higher level of abstraction. This is required to cope with the rapidly increasing design costs. While the present paradigm change shares the move to a higher level of abstraction with all previous ones, there exists also a key difference. For the rst time shrinking geometries do not leadtoacorrespondingincreaseofperformance. InarecenttalkLisaSuofIBM pointed out that in 65nm technology only about 25% of performance increase can be attributed to scaling geometries while the lion share is due to innovative processor architecture [1]. We believe that this fact will revolutionize the entire semiconductor industry. What is the reason for the end of the traditional view of Moore's law It is instructive to look at the major drivers of the semiconductor industry: wireless communications and multimedia. Both areas are characterized by a rapidly increasingdemandofcomputationalpowerinordertoprocessthesophisticated algorithmsnecessarytooptimallyutilizethepreciousresourcebandwidth. The computational power cannot be provided by traditional processor architectures and shared bus type of interconnects. The simple reason for this fact is energy ef ciency: there exist orders of magnitude between the energy ef ciency of an algorithm implemented as a xed functionality computational element and of a software implementation on a processor. N° de réf. du vendeur 9789048172023
Description du livre Paperback. Etat : Brand New. 214 pages. 9.45x6.30x0.49 inches. In Stock. N° de réf. du vendeur x-9048172020
Description du livre Etat : New. Num Pages: 186 pages, biography. BIC Classification: UM. Category: (P) Professional & Vocational. Dimension: 234 x 156 x 11. Weight in Grams: 310. . 2010. 1st ed. Softcover of orig. ed. 2006. Paperback. . . . . N° de réf. du vendeur V9789048172023