Fault Tolerant Computer Architecture (Synthesis Lectures on Computer Architecture, 5)

Sorin, Daniel J.

ISBN 10: 1598299530 / ISBN 13: 9781598299533

Edité par Morgan and Claypool Publishers, 2009

A propos de cet article

Fast Shipping - Safe and Secure 7 days a week!

N° de réf. du vendeur 3TWOWA001LXE

Détails bibliographiques

• Titre: Fault Tolerant Computer Architecture (Synthesis Lectures on Computer Architecture, 5)
• Éditeur: Morgan and Claypool Publishers
• Date de parution: 2009
• Langue: anglais
• ISBN à 10 chiffres: 1598299530
• ISBN à 13 chiffres: 9781598299533
• Reliure: paperback
• État de l'article: Very Good

A propos de ce titre

Synopsis

For many years, most computer architects have pursued one primary goal: performance. Architects have translated the ever-increasing abundance of ever-faster transistors provided by Moore's law into remarkable increases in performance. Recently, however, the bounty provided by Moore's law has been accompanied by several challenges that have arisen as devices have become smaller, including a decrease in dependability due to physical faults. In this book, we focus on the dependability challenge and the fault tolerance solutions that architects are developing to overcome it. The two main purposes of this book are to explore the key ideas in fault-tolerant computer architecture and to present the current state-of-the-art - over approximately the past 10 years - in academia and industry. Table of Contents: Introduction / Error Detection / Error Recovery / Diagnosis / Self-Repair / The Future