High Speed Signature Detection Architectures For Network Applications: Fpga Based Reconfigurable Architectures

Manoharan, Arun; Manoharan, Arun

ISBN 10: 3659249823 ISBN 13: 9783659249822
Edité par Lap Lambert Academic Publishing, 2012
Neuf(s) Paperback

Vendeur Revaluation Books, Exeter, Royaume-Uni Évaluation du vendeur 5 sur 5 étoiles Evaluation 5 étoiles, En savoir plus sur les évaluations des vendeurs

Vendeur AbeBooks depuis 6 janvier 2003


A propos de cet article

Description :

132 pages. 8.66x5.91x0.30 inches. In Stock. N° de réf. du vendeur 3659249823

Signaler cet article

Synopsis :

The continuous growth in the Internet’s size, the amount of data traffic, and the complexity of processing the traffic give rise to new challenges in building high performance network devices. One of the most fundamental tasks performed by these devices is detecting the signature for predefined keys. Address lookup, packet classification, and deep packet inspection are some of the operations which involve Signature Detection Technique which is typically a part of the packet forwarding mechanism, and may create a performance bottleneck. More than that software based SDT algorithms are normally slow which can not match with today’s high speed network traffic. Therefore, fast and resource efficient hardware architectures are required. Most commonly used hardware based techniques for such signature detection are Content addressable Memory and Bloom Filter. While CAM can offer very fast search, it is expensive and consumes a large amount of power. A Bloom filter is used to represent a set of bit-strings compactly and support set membership queries. Hence, designing high performance, power-efficient and high-speed signature detection techniques has received a great deal of attention

À propos de l'auteur: Dr. Arun Manoharan is a Professor of Electronics and Communication Engineering, K.S.R. College of Engineering, Tiruchengode, India. He completed his Bachelor’s degree at Thiagaraja College of Engineering, India, Master’s Degree in VLSI Design and PhD at Anna University, Chennai, India and Post Doctoral Research at University of Aveiro, Portugal.

Les informations fournies dans la section « A propos du livre » peuvent faire référence à une autre édition de ce titre.

Détails bibliographiques

Titre : High Speed Signature Detection Architectures...
Éditeur : Lap Lambert Academic Publishing
Date d'édition : 2012
Reliure : Paperback
Etat : Brand New

Meilleurs résultats de recherche sur AbeBooks