Power-Constrained Testing of VLSI Circuits: A Guide to the IEEE 1149.4 Test Standard

Nicola Nicolici

ISBN 10: 140207235X / ISBN 13: 9781402072352

Edité par Springer-Verlag New York Inc., 2003

A propos de cet article

This item is printed on demand. New copy - Usually dispatched within 5-9 working days 1020.

N° de réf. du vendeur C9781402072352

Détails bibliographiques

• Titre: Power-Constrained Testing of VLSI Circuits: A Guide to the IEEE 1149.4 Test Standard
• Éditeur: Springer-Verlag New York Inc.
• Date de parution: 2003
• Langue: anglais
• ISBN à 10 chiffres: 140207235X
• ISBN à 13 chiffres: 9781402072352
• Reliure: Hardback
• État de l'article: New

A propos de ce titre

Synopsis

Minimization of power dissipation in very large scale integrated (VLSI) circuits is important to improve reliability and reduce packaging costs. While many techniques have investigated power minimization during the functional (normal) mode of operation, it is important to examine the power dissipation during the test circuit activity is substantially higher during test than during functional operation. For example, during the execution of built-in self-test (BIST) in-field sessions, excessive power dissipation can decrease the reliability of the circuit under test due to higher temperature and current density.

Power-Constrained Testing of VLSI Circuits focuses on techniques for minimizing power dissipation during test application at logic and register-transfer levels of abstraction of the VLSI design flow. The first part of this book surveys the existing techniques for power constrained testing of VLSI circuits. In the second part, several test automation techniques for reducing power in scan-based sequential circuits and BIST data paths are presented.