A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide

Chakravarthi, Veena S.

ISBN 10: 3030230511 / ISBN 13: 9783030230517

Edité par Springer (edition 1st ed. 2020), 2020

A propos de cet article

Ship within 24hrs. Satisfaction 100% guaranteed. APO/FPO addresses supported.

N° de réf. du vendeur 3030230511-8-1

Détails bibliographiques

• Titre: A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide
• Éditeur: Springer (edition 1st ed. 2020)
• Date de parution: 2020
• Langue: anglais
• ISBN à 10 chiffres: 3030230511
• ISBN à 13 chiffres: 9783030230517
• Reliure: Paperback
• Édition: 1st ed. 2020.
• État de l'article: Very Good

A propos de ce titre

Synopsis

This book provides a comprehensive overview of the VLSI design process. It covers end-to-end system on chip (SoC) design, including design methodology, the design environment, tools, choice of design components, handoff procedures, and design infrastructure needs. The book also offers critical guidance on the latest UPF-based low power design flow issues for deep submicron SOC designs, which will prepare readers for the challenges of working at the nanotechnology scale. This practical guide will provide engineers who aspire to be VLSI designers with the techniques and tools of the trade, and will also be a valuable professional reference for those already working in VLSI design and verification with a focus on complex SoC designs.

• A comprehensive practical guide for VLSI designers;
• Covers end-to-end VLSI SoC design flow;
• Includes source code, case studies, and application examples.

À propos de l?auteur

Dr. Veena S. Chakravarthi has more than two decades of semiconductor industry experience in managing design and development of large multiprocessor SoCs, with around six multimillion gate tape outs to her credit. She obtained her PhD in Electronics Engineering from Bangalore University in 2008. Dr. Chakravarthi is co-founder and Chief Technology Officer of Sensesemi Technologies, a healthcare startup based in Bangalore. Prior to that, she has worked for ITI Limited, Mindtree Consulting Pvt. Ltd., Centillium India Pvt. Ltd., and Transwitch India Pvt. Ltd., and consulted for Ikanos Communications, Pereira Ventures, and Asarva Chips and Technologies in various capacities. She has published many papers and filed two patents in the area of VLSI and healthcare. She has been associated with the research center in the Electronics & Communication Engineering Department at BNM Institute of Technologies, Bangalore. Her areas of research interest include low-power high performance SOCdesigns in EPON, communication, and wireless technologies. She is currently Vice Chair of the Bangalore Section Chapter of the IEEE Nanotechnology Council, and organized many events including the recent IISc IEEE Nanotechnology Summer School in July 2018.