Routing Congestion in VLSI Circuits: Estimation and Optimization

Prashant Saxena

ISBN 10: 1441940138 / ISBN 13: 9781441940131

Edité par Springer-Verlag New York Inc., 2010

This item is printed on demand. New copy - Usually dispatched within 5-9 working days 405. N° de réf. du vendeur C9781441940131

Synopsis :

This volume provides the reader with a complete understanding of the fundamental causes of routing congestion in present-day and next-generation VLSI circuits, techniques for estimating and relieving congestion, and a critical analysis of the accuracy and effectiveness of these techniques. Readers are supplied with the knowledge to prudently choose an approach that is appropriate to their design goals. The book includes metrics and optimization techniques for routing congestion at various stages of the VLSI design flow, including the architectural level, the logic synthesis/technology mapping level, the placement phase, and the routing phase. The subjects covered include an explanation of why the problem of congestion is important and how it will trend, plus definitions of metrics that are appropriate for measuring congestion, and descriptions of techniques for estimating and optimizing routing congestion issues in cell-/library-based VLSI circuits.

Présentation de l'éditeur:

This volume provides a complete understanding of the fundamental causes of routing congestion in present-day and next-generation VLSI circuits, offers techniques for estimating and relieving congestion, and provides a critical analysis of the accuracy and effectiveness of these techniques.

Détails bibliographiques

Titre : Routing Congestion in VLSI Circuits: ...
Éditeur : Springer-Verlag New York Inc.
Date d'édition : 2010
Reliure : Paperback / softback
Etat : New