Shared Hardware Accelerator for Hybrid AHt-MPSoC Architecture

Prasath, R. Arun; Maheswari, P. Uma

ISBN 10: 6139463122 / ISBN 13: 9786139463121

Edité par LAP LAMBERT Academic Publishing, 2019

A propos de cet article

Print on Demand.

N° de réf. du vendeur 395417693

Détails bibliographiques

• Titre: Shared Hardware Accelerator for Hybrid AHt-MPSoC Architecture
• Éditeur: LAP LAMBERT Academic Publishing
• Date de parution: 2019
• Langue: anglais
• ISBN à 10 chiffres: 6139463122
• ISBN à 13 chiffres: 9786139463121
• Reliure: Couverture souple
• État de l'article: New

A propos de ce titre

Synopsis

In this system, there is presented a new class of hybrid AHt-MPSoC architecture in which hardware accelerators are shared between processors in such a way that to reduce system cost and increase performance. A novel hybrid memory scheme is proposed by this scheme is assessed through extensive simulation to show significant improvements in performance. Hybrid Asymmetric heterogeneous MPSoC architecture consists of a Static Random Access Memory (SRAM) and an embedded Dynamic Random Access Memory (eDRAM) cell in association to Hardware Accelerator (HWA) shared methodology to determine the common computational tasks in between the concurrent tasks of application. An experimental result shows that the proposed hybrid AHt-MPSoC system power consumption reduced from the existing system and their area/performance tradeoffs evaluated very quickly.